



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## MKMxxZxxACxx5


### KM Family

Supports the following:

MKM14Z64ACHH5,  
MKM14Z128ACHH5,  
MKM33Z64ACLH5,  
MKM33Z128ACLH5,  
MKM33Z64ACLL5, MKM33Z128ACLL5,  
MKM34Z128ACLL5

#### Features

- Operating Characteristics
  - Voltage range: 1.71 V to 3.6 V (when Analog Front End (AFE) is not used)
  - Voltage range: 2.7 V to 3.6 V (when Analog Front End (AFE) is used)
  - iRTC battery supply voltage range: 1.71 to 3.6 V
  - Flash write voltage range: 1.71 to 3.6 V
  - Temperature range (ambient): -40°C to 85°C
- Performance
  - Up to 50 MHz ARM Cortex-M0+ core delivering 0.95 Dhrystone MIPS per MHz
- Memories and memory interfaces
  - 128/64 KB program flash memory. There is no FlexMemory on these devices
  - 16 KB of single access RAM
- Clocks
  - 1 to 32 MHz crystal oscillator
  - 32 kHz crystal oscillator
  - Multi-purpose clock generator
- System peripherals
  - Multiple low-power modes to provide power optimization based on application requirements
  - Memory protection unit with multi-master protection
  - 4-channel DMA controller, supporting up to 64 request sources
  - External watchdog monitor
  - Robust watchdog monitor
  - Low-leakage wakeup unit
  - Asynchronous wakeup unit
  - Peripheral Crossbar (allows internal signals to be connected to other on-chip modules)
- Security and integrity modules
  - Hardware programmable CRC module to support fast cyclic redundancy checks
  - Hardware random-number generator
  - 128-bit unique identification (ID) number per chip
- Human-machine interface
  - Segment LCD controller supporting up to 36 frontplanes and 8 backplanes or 40 frontplanes and 4 backplanes
  - General-purpose input/output which can acts as Rapid GPIO (single cycle access)
- Analog modules
  - 16-bit SAR ADC
  - 24-bit Analog Front End comprising of 24-bit Sigma Delta ADCs (after averaging)
  - Programmable Gain Amplifier (PGA with gains upto 32)
  - Two analog comparators (CMP) containing a 6-bit DAC and programmable reference input
  - 1.2V Voltage reference
- Timers
  - 4 channel Quad Timer with 16-bit counters
  - Periodic interrupt timers
  - 16-bit low-power timer
  - Independent Real Time Clock with calendaring and compensation



This document contains information on a new product. Specifications and information herein are subject to change without notice.

- Communication interfaces
  - One SPI module with FIFO support (supports 5V AMR operation)
  - One SPI module without FIFO (no AMR operation)
  - Two I2C modules with SMBus support
  - Two UART modules with ISO7816 support and Two UART without ISO 7816 support
  - Any one SCI can be used for IrDA operation. 5V AMR support on one SCI.

# Table of Contents

1	Ordering parts.....	4	5.3	Switching specifications.....	18
1.1	Determining valid order-able parts.....	4	5.3.1	Device clock specifications.....	18
2	Part identification.....	4	5.3.2	General switching specifications.....	18
2.1	Description.....	4	5.4	Thermal specifications.....	19
2.2	Format.....	4	5.4.1	Thermal operating requirements.....	19
2.3	Fields.....	4	5.4.2	Thermal attributes.....	19
2.4	Example.....	5	6	Peripheral operating requirements and behaviors.....	20
3	Terminology and guidelines.....	5	6.1	Core modules.....	21
3.1	Definition: Operating requirement.....	5	6.1.1	Single Wire Debug (SWD).....	21
3.2	Definition: Operating behavior.....	6	6.1.2	Analog Front End (AFE).....	21
3.3	Definition: Attribute.....	6	6.2	Clock modules.....	22
3.4	Definition: Rating.....	6	6.2.1	MCG specifications.....	22
3.5	Result of exceeding a rating.....	7	6.2.2	Oscillator electrical specifications.....	24
3.6	Relationship between ratings and operating requirements.....	7	6.2.3	32 kHz oscillator electrical characteristics.....	27
3.7	Guidelines for ratings and operating requirements.....	8	6.3	Memories and memory interfaces.....	28
3.8	Definition: Typical value.....	8	6.3.1	Flash electrical specifications.....	28
3.9	Typical value conditions.....	9	6.4	Analog.....	29
4	Ratings.....	10	6.4.1	ADC electrical specifications.....	29
4.1	Thermal handling ratings.....	10	6.4.2	CMP and 6-bit DAC electrical specifications.....	33
4.2	Moisture handling ratings.....	10	6.4.3	Voltage reference electrical specifications.....	35
4.3	ESD handling ratings.....	10	6.4.4	AFE electrical specifications.....	37
4.4	Voltage and current operating ratings.....	11	6.5	Timers.....	41
5	General.....	11	6.6	Communication interfaces.....	41
5.1	AC electrical characteristics.....	11	6.6.1	I2C switching specifications.....	41
5.2	Nonswitching electrical specifications.....	11	6.6.2	UART switching specifications.....	41
5.2.1	Voltage and current operating requirements.....	11	6.6.3	SPI switching specifications.....	41
5.2.2	LVD and POR operating requirements.....	12	6.7	Human-Machine Interfaces (HMI).....	44
5.2.3	Voltage and current operating behaviors.....	13	6.7.1	LCD electrical characteristics.....	44
5.2.4	Power mode transition operating behaviors.....	14	7	Dimensions.....	45
5.2.5	Power consumption operating behaviors.....	15	7.1	Obtaining package dimensions.....	46
5.2.6	EMC radiated emissions operating behaviors.....	17	8	Pinout.....	46
5.2.7	Designing with radiated emissions in mind.....	17	8.1	Package Types.....	46
5.2.8	Capacitance attributes.....	18	8.2	KM Signal Multiplexing and Pin Assignments.....	47
			8.3	KM Family Pinouts.....	49

## 1 Ordering parts

### 1.1 Determining valid order-able parts

Valid order-able part numbers are provided on the web. To determine the order-able part numbers for this device, go to [freescale.com](http://freescale.com) and perform a part number search for the following device numbers:

- MKM14Z64ACHH5
- MKM14Z128ACHH5
- MKM33Z64ACLH5
- MKM33Z128ACLH5
- MKM33Z64ACLL5
- MKM33Z128ACLL5
- MKM34Z128ACLL5

#### NOTE

It is recommended to order the RevA part numbers for the KM parts.

## 2 Part identification

### 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 2.2 Format

Part numbers for this device have the following format:

Q K M S A FFF R T PP CC N

### 2.3 Fields

Following table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul style="list-style-type: none"> <li>M = Fully qualified, general market flow</li> <li>P = Pre-qualification (Proto)</li> </ul>
K	Main family	<ul style="list-style-type: none"> <li>K = Kinetis</li> </ul>
M	Sub family	<ul style="list-style-type: none"> <li>M1 = Metering only (No LCD support)</li> <li>M3 = Metering with LCD support</li> </ul>
S	Number of Sigma Delta (SD) ADC	<ul style="list-style-type: none"> <li>3 = 2 SD ADC with PGA and 1 SD ADC</li> <li>4 = 2 SD ADC with PGA and 2 SD ADC</li> </ul>
A	Key attribute	<ul style="list-style-type: none"> <li>Z = Cortex-M0+</li> </ul>
FFF	Program flash memory size	<ul style="list-style-type: none"> <li>64 = 64 KB</li> <li>128 = 128 KB</li> </ul>
R	Silicon revision	<ul style="list-style-type: none"> <li>Z = Initial</li> <li>(Blank) = Main</li> <li>A = Second revision</li> </ul>
T	Temperature range (°C)	<ul style="list-style-type: none"> <li>C = -40 to 85</li> </ul>
PP	Package identifier	<ul style="list-style-type: none"> <li>HH = 44 LGA (5 mm x 5 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> </ul>
CC	Maximum CPU frequency (MHz)	<ul style="list-style-type: none"> <li>5 = 50 MHz</li> </ul>
N	Packaging type	<ul style="list-style-type: none"> <li>R = Tape and reel</li> <li>(Blank) = Trays</li> </ul>

## 2.4 Example

This is an example part number:

- MKM34Z128CLL5

## 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

#### 3.1.1 Example

This is an example of an operating requirement:

## Terminology and guidelines

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V

### 3.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

#### 3.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
$I_{WP}$	Digital I/O weak pullup/pulldown current	10	130	$\mu\text{A}$

### 3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

#### 3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
$C_{IN\_D}$	Input capacitance: digital pins	—	7	pF

### 3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- *Operating ratings* apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

### 3.4.1 Example

This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3	1.2	V



### 3.5 Result of exceeding a rating



The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.



### 3.6 Relationship between ratings and operating requirements



### 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip’s ratings.
- During normal operation, don’t exceed any of the chip’s operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

### 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.


### 3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Typ.	Max.	Unit
$I_{WP}$	Digital I/O weak pullup/pulldown current	10	70	130	$\mu\text{A}$

### 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



## 3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
$T_A$	Ambient temperature	25	$^{\circ}\text{C}$
$V_{DD}$	3.3 V supply voltage	3.3	V

## 4 Ratings

### 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	—	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model (All pins except RESET pin)	-4000	+4000	V	1
	Electrostatic discharge voltage, human body model (RESET pin only)	-2500	+2500	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model (for corner pins)	-750	+750	V	2
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	3
V <sub>PESD</sub>	Powered ESD voltage	-6000	+6000	V	
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.

## 4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.6	V
$V_{DIO}$	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3	$V_{DD} + 0.3$	V
$V_{DTamper}$	Tamper input voltage	-0.3	$V_{BAT} + 0.3$	V
$V_{AIO}$	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	$V_{DD} + 0.3$	V
$I_D$	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V
$V_{BAT}$	RTC battery supply voltage	-0.3	3.6	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 5 General

### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 1. Input signal measurement reference

### 5.2 Nonswitching electrical specifications

## 5.2.1 Voltage and current operating requirements

**Table 1. Voltage and current operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage when AFE is operational	2.7	3.6	V	
	Supply voltage when AFE is NOT operational	1.71	3.6	V	
V <sub>DDA</sub>	Analog supply voltage	2.7	3.6	V	
V <sub>DD</sub> - V <sub>DDA</sub>	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
V <sub>SS</sub> - V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
V <sub>BAT</sub>	RTC battery supply voltage	1.71	3.6	V	1
V <sub>IH</sub>	Input high voltage <ul style="list-style-type: none"> <li>• 2.7 V ≤ V<sub>DD</sub> ≤ 3.6 V</li> <li>• 1.7 V ≤ V<sub>DD</sub> ≤ 2.7 V</li> </ul>	0.7 × V <sub>DD</sub>	—	V	
		0.75 × V <sub>DD</sub>	—	V	
V <sub>IL</sub>	Input low voltage <ul style="list-style-type: none"> <li>• 2.7 V ≤ V<sub>DD</sub> ≤ 3.6 V</li> <li>• 1.7 V ≤ V<sub>DD</sub> ≤ 2.7 V</li> </ul>	—	0.35 × V <sub>DD</sub>	V	
		—	0.3 × V <sub>DD</sub>	V	
V <sub>HYS</sub>	Input hysteresis	0.06 × V <sub>DD</sub>	—	V	
I <sub>CDIO</sub>	Digital pin negative DC injection current — single pin <ul style="list-style-type: none"> <li>• V<sub>IN</sub> &lt; V<sub>SS</sub>-0.3V</li> </ul>	-5	—	mA	
I <sub>CAIO</sub>	Analog <sup>2</sup> , EXTAL, and XTAL pin DC injection current — single pin <ul style="list-style-type: none"> <li>• V<sub>IN</sub> &lt; V<sub>SS</sub>-0.3V (Negative current injection)</li> <li>• V<sub>IN</sub> &gt; V<sub>DD</sub>+0.3V (Positive current injection)</li> </ul>	-3	—	mA	
		—	+3		
I <sub>Ccont</sub>	Contiguous pin DC injection current — regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins <ul style="list-style-type: none"> <li>• Negative current injection</li> <li>• Positive current injection</li> </ul>	-25	—	mA	
		—	+25		
V <sub>RFVBAT</sub>	V <sub>BAT</sub> voltage required to retain the VBAT register file	V <sub>POR_VBAT</sub>	—	V	

1. V<sub>BAT</sub> always needs to be there for the chip to be operational.
2. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 5.2.2 LVD and POR operating requirements

**Table 2. V<sub>DD</sub> supply LVD and POR operating requirements**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V <sub>POR</sub>	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	

Table continues on the next page...

**Table 2. V<sub>DD</sub> supply LVD and POR operating requirements (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V <sub>LVW1H</sub>	Low-voltage warning thresholds — high range					1
	<ul style="list-style-type: none"> <li>Level 1 falling (LVWV=00)</li> </ul>	2.62	2.70	2.78	V	
V <sub>LVW2H</sub>	<ul style="list-style-type: none"> <li>Level 2 falling (LVWV=01)</li> </ul>	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	<ul style="list-style-type: none"> <li>Level 3 falling (LVWV=10)</li> </ul>	2.82	2.90	2.98	V	
V <sub>LVW4H</sub>	<ul style="list-style-type: none"> <li>Level 4 falling (LVWV=11)</li> </ul>	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	—	80	—	mV	
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
V <sub>LVW1L</sub>	Low-voltage warning thresholds — low range					1
	<ul style="list-style-type: none"> <li>Level 1 falling (LVWV=00)</li> </ul>	1.74	1.80	1.86	V	
V <sub>LVW2L</sub>	<ul style="list-style-type: none"> <li>Level 2 falling (LVWV=01)</li> </ul>	1.84	1.90	1.96	V	
V <sub>LVW3L</sub>	<ul style="list-style-type: none"> <li>Level 3 falling (LVWV=10)</li> </ul>	1.94	2.00	2.06	V	
V <sub>LVW4L</sub>	<ul style="list-style-type: none"> <li>Level 4 falling (LVWV=11)</li> </ul>	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	—	60	—	mV	
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

1. Rising threshold is the sum of falling threshold and hysteresis voltage

**Table 3. VBAT power operating requirements**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V <sub>POR_VBAT</sub>	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

### 5.2.3 Voltage and current operating behaviors

**Table 4. Voltage and current operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — high-drive strength				
	<ul style="list-style-type: none"> <li>2.7 V ≤ V<sub>DD</sub> ≤ 3.6 V, I<sub>OH</sub> = 20 mA</li> </ul>	V <sub>DD</sub> - 0.5	—	V	
	<ul style="list-style-type: none"> <li>1.71 V ≤ V<sub>DD</sub> ≤ 2.7 V, I<sub>OH</sub> = 10 mA</li> </ul>	V <sub>DD</sub> - 0.5	—	V	
	Output high voltage — low-drive strength				
	<ul style="list-style-type: none"> <li>2.7 V ≤ V<sub>DD</sub> ≤ 3.6 V, I<sub>OH</sub> = 5 mA</li> </ul>	V <sub>DD</sub> - 0.5	—	V	
	<ul style="list-style-type: none"> <li>1.71 V ≤ V<sub>DD</sub> ≤ 2.7 V, I<sub>OH</sub> = 2.5 mA</li> </ul>	V <sub>DD</sub> - 0.5	—	V	
I <sub>OHT</sub>	Output high current total for all ports	—	100	mA	

Table continues on the next page...

**Table 4. Voltage and current operating behaviors (continued)**

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OL</sub>	Output low voltage — high-drive strength				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OL</sub> = 20 mA	—	0.5	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OL</sub> = 10 mA	—	0.5	V	
	Output low voltage — low-drive strength				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OL</sub> = 5 mA	—	0.5	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OL</sub> = 2.5 mA	—	0.5	V	
I <sub>OLT</sub>	Output low current total for all ports	—	100	mA	
I <sub>OZ</sub>	Hi-Z (off-state) leakage current (per pin)	—	1	μA	
R <sub>PU</sub>	Internal pullup resistors	30	60	kΩ	1,
R <sub>PD</sub>	Internal pulldown resistors	30	60	kΩ	2

1. Measured at V<sub>input</sub> = V<sub>SS</sub>
2. Measured at V<sub>input</sub> = V<sub>DD</sub>

### 5.2.4 Power mode transition operating behaviors

All specifications except t<sub>POR</sub>, and VLLS<sub>x</sub>→RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 50 MHz
- Bus clock = 25 MHz
- Flash clock = 25 MHz
- Temp: -40 °C, 25 °C, and 85 °C
- V<sub>DD</sub>: 1.71 V, 3.3 V, and 3.6 V

**Table 5. Power mode transition operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point V <sub>DD</sub> reaches 1.71 V to execute the first instruction across the operating temperature range of the chip.	563	659	μs	1
	• VLLS0 → RUN	—	372	μs	
	• VLLS1 → RUN	—	372	μs	
	• VLLS2 → RUN	—	273	μs	
	• VLLS3 → RUN	—	273	μs	
	• VLPS → RUN	—	5.0	μs	

Table continues on the next page...

**Table 5. Power mode transition operating behaviors (continued)**

Symbol	Description	Min.	Max.	Unit	Notes
	<ul style="list-style-type: none"> <li>• STOP → RUN</li> </ul>	—	5.0	μs	

1. Normal boot (FTFA\_OPT[LPBOOT]=1)

## 5.2.5 Power consumption operating behaviors

**Table 6. Power consumption operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	—	—	See note	mA	1
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash <ul style="list-style-type: none"> <li>• @ 3.0 V                             <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul> </li> </ul>	—	6.17	7.1	mA	2
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash <ul style="list-style-type: none"> <li>• @ 3.0 V                             <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul> </li> </ul>	—	8.24	10.4	mA	2
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V— all peripheral clocks disabled and Flash is not in low-power <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul>	—	3.95	4.65	mA	2
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V— all peripheral clocks disabled and Flash disabled (put in low-power) <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul>	—	3.81	4.4	mA	2, 3
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul>	—	248.8	500	μA	4
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul>	—	343.4	530	μA	5
		—	245.30	470	μA	
		—	535.40	1800	μA	
		—	336.62	500	μA	
		—	626.18	2000	μA	

Table continues on the next page...



**Table 6. Power consumption operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul>	—	162	350	μA	6
		—	158.50	330	μA	
		—	446.94	1700	μA	
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul>	—	311.90	730	μA	
		—	364	700	μA	
		—	645.13	2250	μA	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul>	—	8.56	46	μA	
		—		44	μA	
		—		1500	μA	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul>	—	1.98	3.5	μA	
		—		3.3	μA	
		—		85	μA	
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul>	—	1.24	2.6	μA	
		—		2.5	μA	
		—		59.5	μA	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul>	—	0.89	1.7	μA	
		—		1.6	μA	
		—		38.8	μA	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul>	—	0.35	0.67	μA	
		—		0.64	μA	
		—		38	μA	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul>	—	0.472	0.76	μA	
		—		0.72	μA	
		—		38.4	μA	
I <sub>DD_VBAT</sub>	Average current with RTC and 32 kHz disabled at 3.0 V and VDD is OFF <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul>	—	0.3	1	μA	
		—		0.95	μA	
		—		15	μA	

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DD_VBAT</sub>	Average current when VDD is OFF and LFSR and Tamper clocks set to 2 Hz. <ul style="list-style-type: none"> <li>• @ 3.0 V                             <ul style="list-style-type: none"> <li>• 25 °C</li> <li>• -40 °C</li> <li>• 105 °C</li> </ul> </li> </ul>	—	1.3 <sup>7</sup>	3	μA	8, 9
				2.5	μA	
				16	μA	

1. See AFE specification for IDDA.
2. 50 MHz core and system clock, 25 MHz bus clock, and 25 MHz flash clock. MCG configured for FBE mode. All peripheral clocks disabled.
3. Should be reduced by 500 μA.
4. 2 MHz core, system, bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing while (1) loop from flash.
5. 2 MHz core, system and bus clock, and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing while (1) loop from flash.
6. 2 MHz core, system and bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. No flash accesses; some activity on DMA & RAM assumed.
7. Current consumption will vary with number of CPU accesses done and is dependent on the frequency of the accesses and frequency of bus clock. Number of CPU accesses should be optimized to get optimal current value.
8. Includes 32 kHz oscillator current and RTC operation.
9. An external power switch for VBAT should be present on board to have better battery life and keep VBAT pin powered in all conditions. There is no internal power switch in RTC.

## 5.2.6 EMC radiated emissions operating behaviors

**Table 7. EMC radiated emissions operating behaviors**

Symbol	Description	Frequency band (MHz)	Typ.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	14	dBμV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	16	dBμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	12	dBμV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500–1000	5	dBμV	
V <sub>RE_IEC</sub>	IEC level	0.15–1000	M	—	2, 3

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
2. V<sub>DD</sub> = 3.3 V, T<sub>A</sub> = 25 °C, f<sub>OSC</sub> = 10 MHz (crystal), f<sub>SYS</sub> = 50 MHz, f<sub>BUS</sub> = 25 MHz
3. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*

## 5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to [www.freescale.com](http://www.freescale.com).
2. Perform a keyword search for “EMC design.”

## 5.2.8 Capacitance attributes

**Table 8. Capacitance attributes**

Symbol	Description	Min.	Max.	Unit
$C_{IN\_A}$	Input capacitance: analog pins	—	7	pF
$C_{IN\_D}$	Input capacitance: digital pins	—	7	pF
$C_{IN\_D\_io60}$	Input capacitance: fast digital pins	—	9	pF

## 5.3 Switching specifications

### 5.3.1 Device clock specifications

**Table 9. Device clock specifications**

Symbol	Description	Min.	Max.	Unit	Notes
Normal run mode					
$f_{SYS}$	System and core clock		50	MHz	
$f_{BUS}$	Bus clock		25	MHz	
$f_{FLASH}$	Flash clock		25	MHz	
$f_{AFE}$	AFE Modulator clock		6.5	MHz	
VLPR mode <sup>1</sup>					
$f_{SYS}$	System and core clock		2	MHz	
$f_{BUS}$	Bus clock		1	MHz	
$f_{FLASH}$	Flash clock		1	MHz	
$f_{AFE}$	AFE Modulator clock <sup>2</sup>		1.6	MHz	

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.
2. AFE working in low-power mode.

## 5.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I<sup>2</sup>C signals.

**Table 10. General switching specifications**

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	1
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Asynchronous path	16	—	ns	2
	External reset pulse width (digital glitch filter disabled)	100	—	ns	2
	Port rise and fall time—Low (All pins) and high drive (only PTC2) strength				3
	<ul style="list-style-type: none"> <li>• Slew disabled                             <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7 \text{ V}</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6 \text{ V}</math></li> </ul> </li> <li>• Slew enabled                             <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7 \text{ V}</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6 \text{ V}</math></li> </ul> </li> </ul>	—	8	ns	
		—	5	ns	
		—	27	ns	
		—	16	ns	

1. The greater synchronous and asynchronous timing must be met.
2. This is the shortest pulse that is guaranteed to be recognized.
3. Only PTC2 has high drive capability and load is 75 pF, other pins load (low drive) is 25 pF.

## 5.4 Thermal specifications

### 5.4.1 Thermal operating requirements

**Table 11. Thermal operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>J</sub>	Die junction temperature	−40	105	°C	
T <sub>A</sub>	Ambient temperature	−40	85	°C	1

1. Maximum T<sub>A</sub> can be exceeded only if the user ensures that T<sub>J</sub> does not exceed the maximum. The simplest method to determine T<sub>J</sub> is:  $T_J = T_A + \theta_{JA} \times \text{chip power dissipation}$

## 5.4.2 Thermal attributes

Board type	Symbol	Description	100 LQFP	44 LGA	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	63	95	°C/W	1
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	50	50	°C/W	1
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	53	79	°C/W	1
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	44	45	°C/W	1
—	$R_{\theta JB}$	Thermal resistance, junction to board	36	35	°C/W	2
—	$R_{\theta JC}$	Thermal resistance, junction to case	18	28	°C/W	3
—	$\Psi_{JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	3	4	°C/W	4

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 6 Peripheral operating requirements and behaviors

## 6.1 Core modules

### 6.1.1 Single Wire Debug (SWD)

**Table 12. SWD switching characteristics at 2.7 V (2.7-3.6 V)**

Symbol	Description	Value	Unit	Notes
SWD CLK	Frequency of SWD operation	20	MHz	1
Inputs, tSUI	Data setup time	5	ns	1
inputs,tHI	Data hold time	0	ns	1
after clock edge, tDVO	Data valid Time	32	ns	1
tHO	Data Valid Hold	0	ns	1

1. Input transition assumed = 1 ns. Output transition assumed = 50 pf.

**Table 13. Switching characteristics at 1.7 V (1.7-3.6 V)**

Symbol	Description	Value	Unit	Notes
SWD CLK	Frequency of SWD operation	18	MHz	
Inputs, tSUI	Data setup time	4.7	ns	
inputs,tHI	Data hold time	0	ns	
after clock edge, tDVO	Data valid Time	49.4	ns	2
tHO	Data Valid Hold	0	ns	

1. Frequency of SWD clock (18 Mhz) is applicable only in case the input setup time of the device outside is not more than 6.15 ns, else the frequency of SWD clock would need to be lowered.

### 6.1.2 Analog Front End (AFE)

#### AFE switching characteristics at (2.7 V-3.6 V)

**Case1:** Clock is coming In and Data is also coming In (XBAR ports timed with respect to the XBAR ports timed with respect to AFE clock defined at pad ptb[7] and pte[3])

**Table 14. AFE switching characteristics (2.7 V-3.6 V)**

Symbol	Description	Value	Unit	Notes
AFE CLK	Frequency of operation	10	MHz	1
Inputs, tSUI	Data setup time	5	ns	1
inputs,tHI	Data hold time	0	ns	1

1. Input Transition: 1ns. Output Load: 50 pf.

**Case 2:** Clock is going Out and Data is coming In (XBAR ports timed with respect to generated clock defined at the XBAR out ports)

**Table 15. AFE switching characteristics (2.7V-3.6V)**

Symbol	Description	Value	Unit	Notes
AFE CLK	Frequency of operation	6.2	MHz	
Inputs, tSUI	Data setup time	36	ns	
inputs,tHI	Data hold time	0	ns	

### AFE switching characteristics at (1.7 V-3.6 V)

**Case1:** Clock is coming In and Data is also coming In ( XBAR ports timed with respect to AFE clock defined at pad ptb[7] and pte[3])

**Table 16. AFE switching characteristics (1.7 V-3.6 V)**

Symbol	Description	Value	Unit	Notes
AFE CLK	Frequency of operation	10	MHz	
Inputs, tSUI	Data setup time	5.1	ns	
inputs,tHI	Data hold time	0	ns	

**Case 2:** Clock is going Out and Data is coming In ( XBAR ports timed with respect to generated clock defined at XBAR out ports)

**Table 17. AFE switching characteristics (1.7 V-3.6 V)**

Symbol	Description	Value	Unit	Notes
AFE CLK	Frequency of operation	6.2	MHz	
Inputs, tSUI	Data setup time	54	ns	
inputs,tHI	Data hold time	0	ns	

## 6.2 Clock modules

### 6.2.1 MCG specifications

**Table 18. MCG specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
f <sub>ints_ft</sub>	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	—	32.768	—	kHz	

*Table continues on the next page...*

**Table 18. MCG specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes	
$\Delta f_{\text{ints}_t}$	Total deviation of internal reference frequency (slow clock) over voltage and temperature	—	+0.5/-0.7	—	%		
$\Delta f_{\text{ints}_t}$	Total deviation of internal reference frequency (slow clock) over fixed voltage and full operating temperature range	-2	—	+2	%		
$f_{\text{ints}_t}$	Internal reference frequency (slow clock) — user trimmed	31.25	—	39.0625	kHz		
$\Delta f_{\text{dco\_res}_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	—	$\pm 0.3$	$\pm 0.6$	% $f_{\text{dco}}$	1	
$\Delta f_{\text{dco}_t}$	Total deviation of trimmed average DCO output frequency over voltage and temperature	—	+0.5/-0.7	—	% $f_{\text{dco}}$	1	
$\Delta f_{\text{dco}_t}$	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C	—	$\pm 0.4$	—	% $f_{\text{dco}}$	1	
$f_{\text{intf\_ft}}$	Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	—	4	—	MHz		
$\Delta f_{\text{intf}_t}$	Total deviation of internal reference frequency (fast clock) over voltage and temperature — factory trimmed at nominal VDD and 25°C	—	+1/-2	—	%		
$f_{\text{intf}_t}$	Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C	3	—	5	MHz		
$f_{\text{loc\_low}}$	Loss of external clock minimum frequency — RANGE = 00	$(3/5) \times f_{\text{ints}_t}$	—	—	kHz		
$f_{\text{loc\_high}}$	Loss of external clock minimum frequency — RANGE = 01, 10, or 11	$(16/5) \times f_{\text{ints}_t}$	—	—	kHz		
FLL							
$f_{\text{dco}}$	DCO output frequency range	Low-range (DRS=00) $640 \times f_{\text{ints}_t}$	20	20.97	22	MHz	2, 3
		Mid-range (DRS=01) $1280 \times f_{\text{ints}_t}$	40	41.94	45	MHz	
		Mid-high range (DRS=10) $1920 \times f_{\text{ints}_t}$	60	62.91	67	MHz	
		High-range (DRS=11) $2560 \times f_{\text{ints}_t}$	80	83.89	90	MHz	

Table continues on the next page...



**Table 18. MCG specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes	
f <sub>dco_t_DMx32</sub>	DCO output frequency	Low-range (DRS=00) 732 × f <sub>ints_t</sub>	—	23.99	—	MHz	4, 5, 6
		Mid-range (DRS=01) 1464 × f <sub>ints_t</sub>	—	47.97	—	MHz	
		Mid-high range (DRS=10) 2197 × f <sub>ints_t</sub>	—	71.99	—	MHz	
		High-range (DRS=11) 2929 × f <sub>ints_t</sub>	—	95.98	—	MHz	
J <sub>cyc_fill</sub>	FLL period jitter	—	70	140	ps	7	
t <sub>fill_acquire</sub>	FLL target frequency acquisition time	—	—	1	ms	8	
PLL							
f <sub>vco</sub>	VCO operating frequency	11.71875	12.288	14.6484375	MHz		
I <sub>pll</sub>	PLL operating current • IO 3.3 V current • Max core voltage current	—	300 100	—	μA	9	
f <sub>pll_ref</sub>	PLL reference frequency range	31.25	32.768	39.0625	kHz		
J <sub>cyc_pll</sub>	PLL period jitter (RMS) • f <sub>vco</sub> = 12 MHz			700	ps	10	
D <sub>lock</sub>	Lock entry frequency tolerance	± 1.49	—	± 2.98	%	11	
D <sub>unl</sub>	Lock exit frequency tolerance	± 4.47	—	± 5.97	%		
t <sub>pll_lock</sub>	Lock detector detection time	—	—	150 × 10 <sup>-6</sup> + 1075(1/ f <sub>pll_ref</sub> )	s	12	

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. Chip max freq is 5075 MHz, so Mid-range with DRS = 10 and High-range of DCO cannot be used and should not be configured.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
6. Chip max freq is 5075 MHz, so Mid-range with DRS = 10 and High-range of DCO cannot be used and should not be configured.
7. This specification is based on standard deviation (RMS) of period or frequency.
8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
11. Will be updated later
12. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 6.2.2 Oscillator electrical specifications

### 6.2.2.1 Oscillator DC electrical specifications

Table 19. Oscillator DC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	—	3.6	V	
$I_{DDOSC}$	Supply current — low-power mode (HGO=0) <ul style="list-style-type: none"> <li>• 32 kHz</li> <li>• 1 MHz</li> <li>• 4 MHz</li> <li>• 8 MHz (RANGE=01)</li> <li>• 16 MHz</li> <li>• 24 MHz</li> <li>• 32 MHz</li> </ul>	—	500	—	nA	1
		—	200	—	$\mu$ A	
		—	200	—	$\mu$ A	
		—	300	—	$\mu$ A	
		—	950	—	$\mu$ A	
		—	1.2	—	mA	
		—	1.5	—	mA	
$I_{DDOSC}$	Supply current — high-gain mode (HGO=1) <ul style="list-style-type: none"> <li>• 32 kHz</li> <li>• 1 MHz</li> <li>• 4 MHz</li> <li>• 8 MHz (RANGE=01)</li> <li>• 16 MHz</li> <li>• 24 MHz</li> <li>• 32 MHz</li> </ul>	—	25	—	$\mu$ A	1
		—	300	—	$\mu$ A	
		—	400	—	$\mu$ A	
		—	500	—	$\mu$ A	
		—	2.5	—	mA	
		—	3	—	mA	
		—	4	—	mA	
$C_x$	EXTAL load capacitance	—	—	—		2, 3
$C_y$	XTAL load capacitance	—	—	—		2, 3
Capacitance of EXTAL	247 0.495 <ul style="list-style-type: none"> <li>• Die level (100 LQFP)</li> <li>• Package level (100 LQFP)</li> </ul>	—	—	ff pF		
	Capacitance of XTAL <ul style="list-style-type: none"> <li>• Die level (100 LQFP)</li> <li>• Package level (100 LQFP)</li> </ul>	265 0.495	—	—	ff pF	

Table continues on the next page...