

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Freescale Semiconductor, Inc.

Data Sheet: Advance Information


KV11P64M75 Rev. 3, 06/2015

# Kinetis V Series KV10 and KV11, 128/64 KB Flash

#### 75 MHz Cortex-M0+ Based Microcontroller

The Kinetis V Series KV11x MCU family is built on ARM Cortex-M0+ core and enabled by innovative 90nm thin film storage (TFS) flash process technology. The KV11x is an extension of the existing KV10x family providing increased memory, higher pin count, additional FTMs and a FlexCAN serial interface. KV11x is ideal for industrial motor control applications, inverters, and low-end power conversion applications.

MKV11Z128VXX7 MKV11Z64VXX7 MKV10Z64VXX7 MKV10Z128VXX7



#### Performance

• Up to 75 MHz ARM Cortex-M0+ based core

#### Memories and memory interfaces

- Up to 128 KB of program flash memory
- Up to 16 KB of RAM

#### System peripherals

- Nine low-power modes to provide power optimization based on application requirements
- 8-channel DMA controller
- SWD interface and Micro Trace buffer
- Bit Manipulation Engine (BME)
- · External watchdog timer
- · Advanced independent clocked watchdog
- Memory Mapped Divide and Square Root (MMDVSQ) module

#### Clocks

- 32-40 kHz or 4-32 MHz external crystal oscillator
- Multipurpose clock generator (MCG) with frequencylocked loop referencing either internal or external reference clock

#### Security and integrity modules

- 80-bit unique identification (ID) number per chip
- · Hardware CRC module
- 1. Available only on KV11 parts

#### **Communication interfaces**

- · One 16-bit SPI module
- One I2C module
- · Two UART modules
- One FlexCAN module<sup>1</sup>

#### **Timers**

- Programmable delay block
- Two 6-channel FlexTimers (FTM) for motor control/ general purpose applications
- Four 2-channel FlexTimers (FTM) with quadrature decoder functionality
- 16-bit low-power timer (LPTMR)

#### **Operating Characteristics**

- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V
- Temperature range (ambient): -40 to 105°C

#### **Analog modules**

- Two 16-bit SAR ADCs
- 12-bit DAC
- Two analog comparators (ACMP) containing a 6-bit DAC and programmable reference input

#### **Human-machine interface**

• General-purpose I/O





#### Ordering Information <sup>1</sup>

Part Number	Me	Memory		Maximum number of	
	Flash (KB)	SRAM (KB)		l\O's	
MKV11Z128VLH7	128	16	Yes	54	
MKV11Z128VLF7	128	16	Yes	40	
MKV11Z128VLC7 <sup>2</sup>	128	16	Yes	28	
MKV11Z128VFM7	128	16	Yes	28	
MKV11Z64VLH7	64	16	Yes	54	
MKV11Z64VLF7	64	16	Yes	40	
MKV11Z64VLC7 <sup>2</sup>	64	16	Yes	28	
MKV11Z64VFM7	64	16	Yes	28	
MKV10Z64VLH7	64	16	No	54	
MKV10Z64VLF7	64	16	No	40	
MKV10Z64VLC7 <sup>2</sup>	64	16	No	28	
MKV10Z64VFM7	128	16	No	28	
MKV10Z128VLH7	128	16	No	54	
MKV10Z128VLF7	128	16	No	40	
MKV10Z128VLC7 <sup>2</sup>	128	16	No	28	
MKV10Z128VFM7	128	16	No	28	

- 1. To confirm current availability of ordererable part numbers, go to <a href="http://www.freescale.com">http://www.freescale.com</a> and perform a part number search.
- 2. The 32-pin LQFP package supporting this part number is not yet available, however it is included in a Package Your Way program for Kinetis MCUs. Please visit <a href="http://www.freescale.com/KPYW">http://www.freescale.com/KPYW</a> for more details.

#### **Related Resources**

Туре	Description
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.
Package drawing	Package dimensions are provided in package drawings.






Figure 1. KV11 block diagram



# **Table of Contents**

1	Rati	ngs		. 5
	1.1	Therma	al handling ratings	. 5
	1.2	Moistu	re handling ratings	5
	1.3	ESD ha	andling ratings	.5
	1.4	Voltage	e and current operating ratings	5
2	Gen	eral		6
	2.1	AC ele	ctrical characteristics	.6
	2.2	Nonsw	itching electrical specifications	.7
		2.2.1	Voltage and current operating requirements	. 7
		2.2.2	LVD and POR operating requirements	.8
		2.2.3	Voltage and current operating behaviors	.9
		2.2.4	Power mode transition operating behaviors	9
		2.2.5	KV11x Power consumption operating behaviors	.10
		2.2.6	EMC radiated emissions operating behaviors	. 16
		2.2.7	Designing with radiated emissions in mind	.17
		2.2.8	Capacitance attributes	.17
	2.3	Switch	ing specifications	.17
		2.3.1	Device clock specifications	.17
		2.3.2	General switching specifications	18
	2.4	Therma	al specifications	. 19
		2.4.1	Thermal operating requirements	19
		2.4.2	Thermal attributes	.19
3	Peri	pheral o	pperating requirements and behaviors	20
	3.1	Core m	nodules	20
		3.1.1	SWD Electricals	.20
	3.2	System	n modules	. 21
	3.3	Clock r	modules	. 21
		3.3.1	MCG specifications	.21
		3.3.2	Oscillator electrical specifications	.23
	3.4	Memor	ies and memory interfaces	25
		3.4.1	Flash electrical specifications	. 25
	3.5	Securit	y and integrity modules	27
	3.6	Analog		27

11g3			0.0.2	Own and o bit DAO electrical specifications.	0 1
Therm	al handling ratings5		3.6.3	12-bit DAC electrical characteristics	33
Moistu	re handling ratings5	3.7	Timers	S	36
ESD h	andling ratings5	3.8	Comm	unication interfaces	36
Voltag	e and current operating ratings5		3.8.1	DSPI switching specifications (limited voltage	е
eral	6			range)	36
AC ele	ectrical characteristics6		3.8.2	DSPI switching specifications (full voltage	
Nonsw	vitching electrical specifications7			range)	39
2.2.1	Voltage and current operating requirements7		3.8.3	I2C	43
2.2.2	LVD and POR operating requirements8		3.8.4	UART	43
2.2.3	Voltage and current operating behaviors9	4 Dim	ension	S	43
2.2.4	Power mode transition operating behaviors9	4.1	Obtain	ing package dimensions	43
2.2.5	KV11x Power consumption operating behaviors.10	5 Pinc	out		44
2.2.6	EMC radiated emissions operating behaviors16	5.1	KV11	Signal Multiplexing and Pin Assignments	44
2.2.7	Designing with radiated emissions in mind17	5.2	KV11	Pinouts	47
2.2.8	Capacitance attributes17	6 Orde	ering pa	arts	50
Switch	ing specifications17	6.1	Deterr	nining valid orderable parts	50
2.3.1	Device clock specifications17	7 Part	identif	cation	50
2.3.2	General switching specifications	7.1	Descri	ption	51
Therm	al specifications19	7.2	Forma	t	51
2.4.1	Thermal operating requirements	7.3	Fields		51
2.4.2	Thermal attributes19	7.4	Examp	ole	51
pheral	operating requirements and behaviors20	8 Terr	ninolog	y and guidelines	52
Core n	nodules20	8.1	Definit	ion: Operating requirement	52
3.1.1	SWD Electricals20	8.2	Definit	ion: Operating behavior	52
Syster	n modules21	8.3	Definit	ion: Attribute	52
Clock	modules21	8.4	Definit	ion: Rating	53
3.3.1	MCG specifications21	8.5	Result	of exceeding a rating	53
3.3.2	Oscillator electrical specifications23	8.6	Relation	onship between ratings and operating	
Memo	ries and memory interfaces25		require	ements	54
3.4.1	Flash electrical specifications25	8.7	Guidel	ines for ratings and operating requirements	54
Securi	ty and integrity modules27	8.8	Definit	ion: Typical value	55
Analog	j27	8.9	Typica	l Value Conditions	56
3.6.1	ADC electrical specifications27	9 Rev	ision hi	story	56



# 1 Ratings

## 1.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3		1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human-body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

## 1.4 Voltage and current operating ratings



#### General

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	120	mA
V <sub>IO</sub>	Digital pin input voltage (except open drain pins)	-0.3	VDD + 0.3 <sup>1</sup>	V
	Open drain pins (PTC6 and PTC7)	-0.3	5.5	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

<sup>1.</sup> Maximum value of  $V_{IO}$  (except open drain pins) must be 3.8 V.

#### 2 General

Electromagnetic compatibility (EMC) performance depends on the environment in which the MCU resides. Board design and layout, circuit topology choices, location, characteristics of external components, and MCU software operation play a significant role in EMC performance.


See the following applications notes available on freescale.com for guidelines on optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

#### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.





The midpoint is  $V_{IL}$  +  $(V_{IH} - V_{IL}) / 2$ 

Figure 2. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume:

- 1. output pins
  - have  $C_L = 30pF$  loads,
  - are slew rate disabled, and
  - are normal drive strength

## 2.2 Nonswitching electrical specifications

#### 2.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
V <sub>IH</sub>	Input high voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V <sub>IL</sub>	Input low voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I <sub>ICIO</sub>	Pin negative DC injection current—single pin  • V <sub>IN</sub> < V <sub>SS</sub> =0.3V	-5	_	mA	1



Table 1. Voltage and current operating requirements (continued)

Symbol	Description	Min.	Max.	Unit	Notes
I <sub>ICcont</sub>	Contiguous pin DC injection current—regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins  • Negative current injection	-25	_	mA	
$V_{RAM}$	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	

All I/O pins are internally clamped to V<sub>SS</sub> through an ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> greater than V<sub>IO\_MIN</sub> (= V<sub>SS</sub>-0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed, then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R = (V<sub>IO\_MIN</sub> - V<sub>IN</sub>)/I<sub>ICIO</sub>.

## 2.2.2 LVD and POR operating requirements

Table 2. V<sub>DD</sub> supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling V <sub>DD</sub> POR detect voltage	0.8	1.1	1.5	V	
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
V <sub>LVW1H</sub>	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
V <sub>LVW2H</sub>	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
V <sub>LVW4H</sub>	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	±60	_	mV	
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V <sub>LVW1L</sub>	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
V <sub>LVW2L</sub>	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
V <sub>LVW3L</sub>	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
V <sub>LVW4L</sub>	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	±40	_	mV	
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

<sup>1.</sup> Rising thresholds are falling threshold + hysteresis voltage



# 2.2.3 Voltage and current operating behaviors

### Table 3. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — Normal drive pad				
	All port pins, except PTC6 and PTC7	V <sub>DD</sub> - 0.5	_	V	
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -5 \text{ mA}$	V <sub>DD</sub> - 0.5	_	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -1.5 mA				
V <sub>OH</sub>	Output high voltage — High drive pad				
	PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6,	V <sub>DD</sub> - 0.5	_	V	
	PTD7 pins	V <sub>DD</sub> – 0.5	_	V	
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -18 \text{ mA}$				
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -6 mA				
I <sub>OHT</sub>	Output high current total for all ports	_	100	mA	
V <sub>OL</sub>	Output low voltage — Normal drive pad				
	All port pins	_	0.5	V	
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 5 \text{ mA}$	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 1.5 mA				
V <sub>OL</sub>	Output low voltage — High drive pad				
	PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6,	_	0.5	V	
	PTD7 pins	_	0.5	V	
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 18 \text{ mA}$				
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 6 mA				
I <sub>OLT</sub>	Output low current total for all ports	_	100	mA	
I <sub>IN</sub>	Input leakage current (per pin) for full temperature range	_	1	μA	
I <sub>IN</sub>	Input leakage current (per pin) at 25 °C	_	0.025	μA	1
I <sub>IN</sub>	Input leakage current (total all pins) for full temperature range	_	41	μA	1
I <sub>OZ</sub>	Hi-Z (off-state) leakage current (per pin)	_	1	μA	
R <sub>PU</sub>	Internal pullup resistors	20	50	kΩ	2

<sup>1.</sup> Measured at  $V_{DD} = 3.6 \text{ V}$ 

<sup>2.</sup> Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{SS}$ 



## 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$  and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 75 MHz
- Bus and flash clock = 25 MHz
- FEI clock mode

Table 4. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point V <sub>DD</sub> reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	_	_	300	μs	
	• VLLS0 → RUN	_	123	132	μs	
	• VLLS1 → RUN	_	123	132	μs	
	• VLLS3 → RUN	_	67	72	μs	
	• VLPS → RUN	_	4	5	μs	
	• STOP → RUN	_	4	5	μs	

## 2.2.5 KV11x Power consumption operating behaviors

Table 5. KV11x power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	_	_	5	mA	1
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash					Target IDD
	• at 1.8 V 50 MHz (25 MHz Bus)	_	5.3	6.2	mA	
	• at 3.0 V 50 MHz (25 MHz Bus)	_	5.4	6.3	mA	
	<ul> <li>at 1.8 V 75 MHz (25 MHz Bus)</li> <li>at 3.0 V 75 MHz (25 MHz Bus)</li> </ul>	_	7.2	8.3	mA	
	, , ,	_	7.3	8.3	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash					Target IDD



Table 5. KV11x power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• at 1.8 V 50 MHz	_	8.5	9.7	mA	
	• at 3.0 V 50 MHz	_	8.5	9.8	mA	
	• at 1.8 V 75 MHz	_	11.6	13.0	mA	
	• at 3.0 V 75 MHz	_	11.7	13.2	mA	
I <sub>DD_WAIT</sub>	Wait mode high frequency 75 MHz current at 3.0 V — all peripheral clocks disabled	_	4	_	mA	_
I <sub>DD_WAIT</sub>	Wait mode reduced frequency 50 MHz current at 3.0 V — all peripheral clocks disabled	_	3.4	_	mA	_
I <sub>DD_VLPR</sub>	Very-Low-Power Run mode current 4 MHz at 3.0 V — all peripheral clocks disabled	_	268	_	μА	4 MHz CPU speed, 1 MHz bus speed.
I <sub>DD_VLPR</sub>	Very-Low-Power Run mode current 4 MHz at 3.0 V — all peripheral clocks enabled	_	437	_	μА	4 MHz CPU speed, 1 MHz bus speed.
I <sub>DD_VLPW</sub>	Very-Low-Power Wait mode current at 3.0 V — all peripheral clocks enabled	_	348.9	_	μА	4 MHz CPU speed, 1 MHz bus speed.
I <sub>DD_VLPW</sub>	Very-Low-Power Wait mode current at 3.0 V — all peripheral clocks disabled	_	173.4	_	μА	4 MHz CPU speed, 1 MHz bus speed.
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V					_
	• -40 °C to 25 °C	_	248	286		
	• at 50 °C	_	269	_	μΑ	
	• at 70 °C	_	290	_		
	• at 85 °C	_	319	_		
	• at 105 °C	_	386	_		
I <sub>DD_VLPS</sub>	Very-Low-Power Stop mode current at 3.0 V					_
	• -40 °C to 25 °C	_	1.9	_		
	• at 50 °C	_	6	_		
	• at 70 °C	_	12.7	_	μΑ	
	• at 85 °C	_	23.5	_		
	• at 105 °C	_	47.6	_		
I <sub>DD_VLLS3</sub>	Very-Low-Leakage Stop mode 3 current at 3.0 V				μΑ	_
	• -40 °C to 25 °C	_	1.24	_		
	• at 50 °C	_	1.9	_		
	• at 70 °C	_	3.4	_		
		_	5.7	_		



Table 5. KV11x power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• at 85 °C	_	11.3	_		
	• at 105 °C					
I <sub>DD_VLLS1</sub>	Very-Low-Leakage Stop mode 1 current at 3.0				μΑ	_
	V • -40°C to 25°C	_	0.746	_		
	• at 50°C	_	0.8	_		
	• at 70°C	_	1.5	_		
	• at 85°C	_	2.7	_		
	• at 105°C	_	5.9	_		
I <sub>DD_VLLS0</sub>	Very-Low-Leakage Stop mode 0 current (SMC_STOPCTRL[PORPO] = 0) at 3.0 V				μA	_
	• -40 °C to 25 °C	_	0.273	_		
	• at 50 °C	_	0.515	_		
	• at 70 °C	_	1.2	_		
	• at 85 °C	_	2.39	_		
	• at 105 °C	_	5.59	_		
I <sub>DD_VLLS0</sub>	Very-Low-Leakage Stop mode 0 current (SMC_STOPCTRL[PORPO] = 1) at 3.0 V  • -40 °C to 25 °C				μА	2
	• at 50 °C	_	0.14	_		
	• at 70 °C	_	0.34	_		
	• at 85 °C	_	1.02	_		
	• at 105 °C	_	2.21	_		
		_	5.41	_		

<sup>1.</sup> The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.

Table 6. Low power mode peripheral adders — typical value

Symbol	Description	Temperature (°C)						Unit
		-40	25	50	70	85	105	
l <sub>irefsten4mhz</sub>	4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.	56	56	56	56	56	56	μA
I <sub>IREFSTEN32KHz</sub>	32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.	52	52	52	52	52	52	μA

<sup>2.</sup> No brownout



Table 6. Low power mode peripheral adders — typical value (continued)

Symbol	Description			Tempera	ature (°C	;)		Unit
		-40	25	50	70	85	105	
lerefsten4mHz	External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.	206	228	237	245	251	258	uA
lerefsten32kHz	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.	440	490	540	560	570	580	
	VLLS1	440	490	540	560	570	580	nA
	VLLS3	510	560	560	560	610	680	
	VLPS	510	560	560	560	610	680	
	STOP							
I <sub>CMP</sub>	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	22	22	22	22	22	22	μА
l <sub>UART</sub>	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.	66	66	66	66	66	66	
	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μΑ
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	
I <sub>SPI</sub>	SPI peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.	66	66	66	66	66	66	^
	MCGIRCLK (4 MHz internal reference clock)	00	00	00	00	00	00	μΑ
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	
I <sub>I2C</sub>	I2C peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.	66	66	66	66	66	66	^
	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μΑ
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	



Table 6. Low power mode peripheral adders — typical value (continued)

Symbol	Description			Tempera	ature (°C	;)		Unit
		-40	25	50	70	85	105	
I <sub>FTM</sub>	FTM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents.							μА
	MCGIRCLK (4 MHz internal reference clock)	150	150	150	150	150	150	μ, τ
	OSCERCLK (4 MHz external crystal)	300	300	300	320	340	350	
I <sub>BG</sub>	Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.	45	45	45	45	45	45	μA
I <sub>ADC</sub>	ADC peripheral adder combining the measured values at VDD and VDDA by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	366	366	366	366	366	366	μА
I <sub>WDOG</sub>	WDOG peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.							
	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μA
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	

### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode (except for 75 MHz which is in FEE mode), and BLPE for VLPR mode
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA






Figure 3. Run mode supply current vs. core frequency






Figure 4. VLPR mode current vs. core frequency

# 2.2.6 EMC radiated emissions operating behaviors Table 7. EMC radiated emissions operating behaviors

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	15	dΒμV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50-150	17	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150-500	12	dΒμV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500-1000	4	dΒμV	
V <sub>RE_IEC</sub>	IEC level	0.15-1000	М	_	2, 3

<sup>1.</sup> Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code.



The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{OSC} = 10 \,^{\circ}\text{MHz}$  (crystal),  $f_{SYS} = 75 \,^{\circ}\text{MHz}$ ,  $f_{BUS} = 25 \,^{\circ}\text{MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

## 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

#### 2.2.8 Capacitance attributes

**Table 8. Capacitance attributes** 

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	_	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins		7	pF

## 2.3 Switching specifications

## 2.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mod	de	•		
f <sub>SYS</sub>	System and core clock	_	48	MHz	
f <sub>BUS</sub>	Bus clock	_	24	MHz	
f <sub>FLASH</sub>	Flash clock	_	24	MHz	
f <sub>LPTMR</sub>	LPTMR clock	_	24	MHz	
	High Speed run m	node			
f <sub>SYS</sub>	System and core clock	_	75	MHz	
f <sub>BUS</sub>	Bus clock	_	25	MHz	
f <sub>FLASH</sub>	Flash clock	_	25	MHz	
f <sub>LPTMR</sub>	LPTMR clock	_	25	MHz	



Table 9. Device clock specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes					
f <sub>FTM</sub>	FTM clock	_	75	MHz						
	VLPR mode									
f <sub>SYS</sub>	System and core clock	_	4	MHz						
f <sub>BUS</sub>	Bus clock	_	1	MHz						
f <sub>FLASH</sub>	Flash clock	_	1	MHz						
f <sub>LPTMR</sub>	LPTMR clock	_	25	MHz						
f <sub>ERCLK</sub>	External reference clock	_	16	MHz						
f <sub>LPTMR_pin</sub>	LPTMR clock	_	25	MHz						
f <sub>LPTMR_ERCL</sub>	LPTMR external reference clock	_	16	MHz						
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	_	16	MHz						

## 2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I<sup>2</sup>C signals.

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1
	External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	2
	GPIO pin interrupt pulse width — Asynchronous path	16	_	ns	2
	Port rise and fall time				3
	Fast slew rate				
	1.71≤ VDD ≤ 2.7 V	_	8	ns	
	2.7 ≤ VDD ≤ 3.6 V	_	7	ns	
	Port rise and fall time				
	Slow slew rate				
	1.71≤ VDD ≤ 2.7 V	_	15	ns	
	2.7 ≤ VDD ≤ 3.6 V	_	25	ns	

<sup>1.</sup> The greater synchronous and asynchronous timing must be met.

<sup>2.</sup> This is the shortest pulse that is guaranteed to be recognized.

<sup>3.</sup> For high drive pins with high drive enabled, load is 75pF; other pins load (low drive) is 25pF.



## 2.4 Thermal specifications

### 2.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T <sub>J</sub>	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature <sup>1</sup>	-40	105	°C

1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed maximum  $T_J$ . The simplest method to determine  $T_J$  is:

 $T_J = T_A + R_{\theta JA} x$  chip power dissipation

#### 2.4.2 Thermal attributes

Table 12. Thermal attributes

Board type	Symb ol	Description	64 LQFP	48 LQFP	32 LQFP	32 QFN	Unit	Notes
Single-layer (1S)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	64	81	85	98	°C/W	1
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	46	57	57	34	°C/W	
Single-layer (1S)	R <sub>0JMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	52	68	72	82	°C/W	
Four-layer (2s2p)	R <sub>0JMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	39	51	50	28	°C/W	
_	$R_{\theta JB}$	Thermal resistance, junction to board	28	35	33	14	°C/W	2
_	$R_{\theta JC}$	Thermal resistance, junction to case	15	25	25	2.5	°C/W	3
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	2	7	7	8	°C/W	4

<sup>1.</sup> Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).



#### Peripheral operating requirements and behaviors

- 2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

# 3 Peripheral operating requirements and behaviors

#### 3.1 Core modules

#### 3.1.1 SWD Electricals

Table 13. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1	_	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 5. Serial wire clock input timing






Figure 6. Serial wire data timing

# 3.2 System modules

There are no specifications necessary for the device's system modules.

## 3.3 Clock modules

# 3.3.1 MCG specifications

Table 14. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>	Internal reference frequency (slow clock) — factory trimmed at nominal V <sub>DD</sub> and 25 °C	_	32.768	_	kHz	
f <sub>ints_t</sub>	Internal reference frequency (slow clock) — user trimmed	31.25	_	39.0625	kHz	
$\Delta_{fdco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	_	± 0.3	± 0.6	%f <sub>dco</sub>	1



Table 14. MCG specifications (continued)

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
$\Delta f_{dco\_t}$		trimmed average DCO output ltage and temperature	_	+0.5/-0.7	±2	%f <sub>dco</sub>	1, 2
$\Delta f_{dco_t}$		trimmed average DCO output ed voltage and temperature	_	± 0.4	± 1.5	%f <sub>dco</sub>	1, 2
f <sub>intf_ft</sub>		Internal reference frequency (fast clock) — factory trimmed at nominal V <sub>DD</sub> and 25 °C			_	MHz	
Δf <sub>intf_ft</sub>	(fast clock) over to	Frequency deviation of internal reference clock (fast clock) over temperature and voltage — factory trimmed at nominal V <sub>DD</sub> and 25 °C			± 3	%f <sub>intf_ft</sub>	2
f <sub>intf_t</sub>		Internal reference frequency (fast clock) — user trimmed at nominal V <sub>DD</sub> and 25 °C			5	MHz	
f <sub>loc_low</sub>	Loss of external c	(3/5) x f <sub>ints_t</sub>	_	_	kHz		
f <sub>loc_high</sub>	Loss of external clock minimum frequency — RANGE = 01, 10, or 11		(16/5) x f <sub>ints_t</sub>	_	_	kHz	
		FI	_L				
f <sub>fII_ref</sub>	FLL reference free	quency range	31.25	_	39.0625	kHz	
f <sub>dco</sub>	DCO output frequency range	Low range (DRS = 00, DMX32 = 0)	20	20.97	25	MHz	3, 4
		640 × f <sub>fll_ref</sub>					
		Mid range (DRS = 01, DMX32 = 0)	40	41.94	48	MHz	
		$1280 \times f_{fll\_ref}$					
		Mid range (DRS = 10, DMX32 = 0)	60	62.915	75	MHz	
		1920 x f <sub>fll_ref</sub>					
f <sub>dco_t_DMX3</sub>	DCO output frequency	Low range (DRS = 00, DMX32 = 1)	_	23.99	_	MHz	5
		$732 \times f_{fll\ ref}$					
		Mid range (DRS = 01, DMX32 = 1)	_	47.97	_	MHz	
		$1464 \times f_{fll\_ref}$					
		Mid range (DRS = 10, DMX32 = 1)	_	71.991	_	MHz	
		$2197 \times f_{fll\_ref}$					
J <sub>cyc_fll</sub>	FLL period jitter		_	180	_	ps	7
.,	• f <sub>VCO</sub> = 75 M	lHz					
t <sub>fll_acquire</sub>		ncy acquisition time	_	_	1	ms	8

<sup>1.</sup> This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode)

<sup>2.</sup> The deviation is relative to the factory trimmed frequency at nominal  $V_{DD}$  and 25 °C,  $f_{ints\_ft}$ .

<sup>3.</sup> These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.



- The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco t</sub>) over voltage and temperature must be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or there is a change from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 3.3.2 Oscillator electrical specifications

# 3.3.2.1 Oscillator DC electrical specifications Table 15. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μΑ	
	• 8 MHz	_	300	_	μΑ	
	• 16 MHz	_	950	_	μΑ	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I <sub>DDOSC</sub>	Supply current — high gain mode (HGO=1)					1
	• 4 MHz	_	500	_	μA	
	• 8 MHz	_	600	_	μA	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
C <sub>y</sub>	XTAL load capacitance	_	_	_		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	MΩ	



Table 15. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

- 1.  $V_{DD}$ =3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3.  $C_x$ ,  $C_y$  can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
- 4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

# 3.3.2.2 Oscillator frequency specifications Table 16. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	_	_	50	MHz	1, 2
				48		



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	1000	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	500	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

Table 16. Oscillator frequency specifications (continued)

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

#### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

# 3.4 Memories and memory interfaces

## 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

#### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Description** Unit Symbol Min. Тур. Max. **Notes** Longword Program high-voltage time 7.5 18 thvpqm4 μs 113 Sector Erase high-voltage time 13 ms 1 thversscr Erase All high-voltage time 52 452 ms thversall

Table 17. NVM program/erase timing specifications

1. Maximum time based on expectations at cycling end-of-life.