## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## ML4812

## Power Factor Controller

## Features

- Precision buffered 5V reference ( $\pm 0.5 \%$ )
- Current-input gain modulator reduces external components and improves noise immunity
- Programmable ramp compensation circuit
- 1A peak current totem-pole output drive
- Overvoltage comparator helps prevent output voltage "runaway"
- Wide common mode range in current sense comparators for better noise immunity
- Large oscillator amplitude for better noise immunity


## Description

The ML4812 is designed to optimally facilitate a peak current control boost type power factor correction system. Special care has been taken in the design of the ML4812 to increase system noise immunity. The circuit includes a precision reference, gain modulator, error amplifier, overvoltage protection, ramp compensation, as well as a high current output. In addition, start-up is simplified by an undervoltage lockout circuit with 6 V hysteresis.

In a typical application, the ML4812 functions as a current mode regulator. The current which is necessary to terminate the cycle is a product of the sinusoidal line voltage times the output of the error amplifier which is regulating the output DC voltage. Ramp compensation is programmable with an external resistor, to provide stable operation when the duty cycle exceeds $50 \%$.

Block Diagram (Pin Configuration Shown is for DIP Version)


## Pin Configuration

## ML4812 16-Pin PDIP (P16)



Top View

ML4812 20-Pin PLCC (Q20)


## Pin Description

| Number | Name | Function |
| :---: | :--- | :--- |
| 1 | ISENSE | Input from the current sense transformer to the non-inverting input of the PWM <br> comparator. |
| 2 | GM OUT | Output of gain modulator. A resistor to ground on this pin converts the current to a <br> voltage. This pin is clamped to 5V and tied to the inverting input of the PWM comparator. |
| 3 | EA OUT | Output of error amplifier. |
| 4 | EA- | Inverting input to error amplifier. |
| 5 | OVP | Input to over voltage comparator. |
| 6 | ISINE | Current gain modulator input. |
| 7 | RAMP <br> COMP | Buffered output from the oscillator ramp (CT). A resistor to ground sets the current which <br> is internally subtracted from the product of ISINE and IEA in the gain modulator. |
| 8 | RT | Oscillator timing resistor pin. A 5V source sets a current in the external resistor which is <br> mirrored to charge CT. |
| 9 | CLOCK | Digital clock output. |
| 10 | SHDN | A TTL compatible low level on this pin turns off the output. |
| 11 | PWR <br> GND | Return for the high current totem pole output. |
| 12 | OUT | High current totem pole output. |
| 13 | VCC | Positive Supply for the IC. |
| 14 | VREF | Buffered output for the 5V voltage reference. |
| 15 | GND | Analog signal ground. |
| 16 | CT | Timing capacitor for the oscillator. |

Absolute Maximum Ratings ${ }^{1}$

| Supply Current (ICC) | 30 mA |
| :--- | :---: |
| Output Current Source or Sink (OUT) DC | 1.0 A |
| Output Energy (capacitive load per cycle) | $5 \mu \mathrm{~J}$ |
| Gain Modulator IsINE Input (ISINE) | 1.2 mA |
| Error Amp Sink Current (EA OUT) | 10 mA |
| Oscillator Charge Current | 2 mA |
| Analog Inputs (ISENSE, EA-, OVP) | -0.3 V to 5.5 V |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering 10 sec.) | $260^{\circ} \mathrm{C}$ |
| Thermal Resistance (9JA) |  |
| $20-P i n ~ P L C C ~$ | $60^{\circ} \mathrm{C} / \mathrm{W}$ |
| $16-P i n ~ P D I P ~$ | $65^{\circ} \mathrm{C} / \mathrm{W}$ |

## Note:

1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

## Operating Conditions

| Temperature Range <br> ML4812CX | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| :--- | :---: |

## Electrical Characteristics

Unless otherwise specified, $\mathrm{VCC}=15 \mathrm{~V}, \mathrm{R} T=14 \mathrm{k} \Omega, C T=1000 \mathrm{pF}, \mathrm{TA}=$ Operating Temperature Range (Notes 1, 2).

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator |  |  |  |  |  |
| Initial Accuracy | $\mathrm{TJ}=25^{\circ} \mathrm{C}$ | 91 | 98 | 105 | kHz |
| Voltage Stability | 12 V < VCC < 18V |  | 0.3 |  | \% |
| Temperature Stability |  |  | 2 |  | \% |
| Total Variation | Line, temperature | 90 |  | 108 | kHz |
| Ramp Valley to Peak |  |  | 3.3 |  | V |
| RT Voltage |  | 4.8 | 5.0 | 5.2 | V |
| Discharge Current (RT open) | $\mathrm{TJ}=25^{\circ} \mathrm{C}, \mathrm{V} \mathrm{CT}=2 \mathrm{~V}$ | 7.8 | 8.4 | 9.0 | mA |
|  | $\mathrm{VCT}=2 \mathrm{~V}$ | 7.3 | 8.4 | 9.3 | mA |
| Clock Out Voltage Low | $\mathrm{RL}=16 \mathrm{k} \Omega$ |  | 0.2 | 0.5 | V |
| Clock Out Voltage High | $\mathrm{RL}=16 \mathrm{k} \Omega$ | 3.0 | 3.5 |  | V |
| Reference |  |  |  |  |  |
| Output Voltage | $\mathrm{TJ}=25^{\circ} \mathrm{C}, \mathrm{IO}=1 \mathrm{~mA}$ | 4.95 | 5.00 | 5.05 | V |
| Line Regulation | $12 \mathrm{~V}<\mathrm{VCC}<25 \mathrm{~V}$ |  | 2 | 20 | mV |
| Load Regulation | $1 \mathrm{~mA}<\mathrm{IO}<20 \mathrm{~mA}$ |  | 2 | 20 | mV |
| Temperature Stability |  |  | 0.4 |  | \% |
| Total Variation | Line, load, temp. | 4.9 |  | 5.1 | V |
| Output Noise Voltage | 10 Hz to 10 kHz |  | 50 |  | $\mu \mathrm{V}$ |
| Long Term Stability | $\mathrm{TJ}=125^{\circ} \mathrm{C}, 1000$ hours |  | 5 | 25 | mV |
| Short Circuit Current | VREF $=0 \mathrm{~V}$ | -30 | -85 | -180 | mA |
| Error Amplifier |  |  |  |  |  |
| Input Offset Voltage |  |  |  | $\pm 15$ | mV |
| Input Bias Current |  |  | -0.1 | -1.0 | $\mu \mathrm{A}$ |
| Open Loop Gain | $1<\mathrm{VEA}$ OUT < 5V | 60 | 75 |  | dB |
| PSRR | 12 V < VCC < 25V | 60 | 75 |  | dB |
| Output Sink Current | $\mathrm{VEA}^{\text {OUT }}=1.1 \mathrm{~V}, \mathrm{~V}_{\text {EA- }}=6.2 \mathrm{~V}$ | 2 | 12 |  | mA |
| Output Source Current | VEA OUT $=5.0 \mathrm{~V}$, VEA- $=4.8 \mathrm{~V}$ | -0.5 | -1.0 |  | mA |
| Output High Voltage | IEA OUT $=-0.5 \mathrm{~mA}, \mathrm{VEA}-=4.8 \mathrm{~V}$ | 5.3 | 5.5 |  | V |
| Output Low Voltage | IEA OUT $=1 \mathrm{~mA}, \mathrm{VEA}-=6.2 \mathrm{~V}$ |  | 0.5 | 1.0 | V |
| Unity Gain Bandwidth |  |  | 1.0 |  | MHz |
| Gain Modulator |  |  |  |  |  |
| ISINE Input Voltage | ISINE $=500 \mu \mathrm{~A}$ | 0.4 | 0.7 | 0.9 | V |
| Output Current (GM OUT) | ISINE $=500 \mu \mathrm{~A}$, EA $-=$ VREF -20 mV | 430 | 470 | 510 | $\mu \mathrm{A}$ |
|  | ISINE $=500 \mu \mathrm{~A}, \mathrm{EA}-=$ VREF +20 mV |  | 3 | 10 | $\mu \mathrm{A}$ |
|  | ISINE $=1 \mathrm{~mA}$, EA $-=$ VREF -20 mV | 860 | 940 | 1020 | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { ISINE }=500 \mu \mathrm{~A}, \mathrm{EA}-=\mathrm{V} \text { REF }-20 \mathrm{mV} \\ & \text { IRAMP COMP }=50 \mu \mathrm{~A} \end{aligned}$ |  | 455 |  | $\mu \mathrm{A}$ |
| Bandwidth |  |  | 200 |  | kHz |
| PSRR | 12 V < VCC $<25 \mathrm{~V}$ |  | 70 |  | dB |

## Electrical Characteristics (Continued)

Unless otherwise specified, $\mathrm{V} C \mathrm{C}=15 \mathrm{~V}, \mathrm{RT}=14 \mathrm{k} \Omega, \mathrm{C} T=1000 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=$ Operating Temperature Range (Notes 1, 2).

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OVP Comparator |  |  |  |  |  |
| Input Offset Voltage | Output Off | -25 |  | +5 | mV |
| Hysteresis | Output On | 95 | 105 | 115 | mV |
| Input Bias Current |  |  | -0.3 | -3 | $\mu \mathrm{A}$ |
| Propagation Delay |  |  | 150 |  | ns |
| PWM Comparator: ISENSE |  |  |  |  |  |
| Input Offset Voltage |  |  |  | $\pm 15$ | mV |
| Input Offset Current |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Common Mode Range |  | -0.2 |  | 5.5 | V |
| Input Bias Current |  |  | -2 | -10 | $\mu \mathrm{A}$ |
| Propagation Delay |  |  | 150 |  | ns |
| ILIMIT Trip Point | VGM OUT $=5.5 \mathrm{~V}$ | 4.8 | 5 | 5.2 | V |
| Output |  |  |  |  |  |
| Output Voltage Low | IOUT $=-20 \mathrm{~mA}$ |  | 0.1 | 0.4 | V |
|  | IOUT $=-200 \mathrm{~mA}$ |  | 1.6 | 2.2 | V |
| Output Voltage High | IOUT $=20 \mathrm{~mA}$ | 13 | 13.5 |  | V |
|  | IOUT $=200 \mathrm{~mA}$ | 12 | 13.4 |  | V |
| Output Voltage Low in UVLO | IOUT $=-5 \mathrm{~mA}, \mathrm{VCC}=8 \mathrm{~V}$ |  | 0.1 | 0.8 | V |
| Output Rise/Fall Time | $C \mathrm{~L}=1000 \mathrm{pF}$ |  | 50 |  | ns |
| Shutdown | VIH | 2.0 |  |  | V |
|  | VIL |  |  | 0.8 | V |
|  | IIL, VSHDN $=0 \mathrm{~V}$ |  |  | -1.5 | mA |
|  | $\mathrm{IIH}, \mathrm{V} \overline{\mathrm{SHDN}}=5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Under-Voltage Lockout |  |  |  |  |  |
| Startup Threshold |  | 15 | 16 | 17 | V |
| Shutdown Threshold |  | 9 | 10 | 11 | V |
| VREF Good Threshold |  |  | 4.4 |  | V |
| Supply |  |  |  |  |  |
| Supply Current | Start-Up, VCC $=14 \mathrm{~V}, \mathrm{TJ}=25^{\circ} \mathrm{C}$ |  | 0.8 | 1.2 | mA |
|  | Operating, $\mathrm{TJ}=25^{\circ} \mathrm{C}$ |  | 20 | 25 | mA |
| Internal Shunt Zener Voltage | ICC $=30 \mathrm{~mA}$ | 25 | 30 | 34 | V |

## Notes:

1. Limits are guaranteed by $100 \%$ testing, sampling, or correlation with worst-case test conditions.
2. VCC is raised above the Startup Threshold first to activate the IC, then returned to 15 V .

## Functional Description

## Oscillator

The ML4812 oscillator charges the external capacitor (CT) with a current (ISET) equal to $5 /$ RSET. When the capacitor voltage reaches the upper threshold, the comparator changes state and the capacitor discharges to the lower threshold through Q1. While the capacitor is discharging, Q2 provides a high pulse.


Figure 1. Oscillator Block Diagram

The Oscillator period can be described by the following relationship:

$$
\mathrm{T}_{\mathrm{OSC}}=\mathrm{T}_{\text {RAMP }}+\mathrm{T}_{\text {DEADTIME }}
$$

where:

$$
\mathrm{V}_{\mathrm{OUT}}=\frac{\mathrm{V}_{\mathrm{IN}}}{1-\mathrm{D}_{\mathrm{ON}}}
$$

and:

$$
\mathrm{T}_{\text {DEADTIME }}=\frac{\mathrm{C}_{\mathrm{T}} \times \mathrm{V}_{\text {RAMPVALLEYTOPEAK }}}{8.4 \mathrm{~mA}-\mathrm{I}_{\text {SET }}}
$$



Figure 2. Oscillator Timing Resistance vs. Frequency


Figure 3. Output Saturation Voltage vs. Output Current

## Output Driver Stage

The ML4812 output driver is a 1A peak output high speed totem pole circuit designed to quickly drive capacitive loads, such as power MOSFET gates. (Figure 3)

## Error Amplifier

The ML4812 error amplifier is a high open loop gain, wide bandwidth, amplifier.(Figures 4-5)

## Gain Modulator

The ML4812 gain modulator is of the current-input type to provide high immunity to the disturbances caused by high power switching. The rectified line input sine wave is converted to a current via a dropping resistor. In this way, small amounts of ground noise produce an insignificant effect on the reference to the PWM comparator. The output of the gain modulator is a current of the form: IOUT is proportional to ISINE $\leftrightarrow$ IEA, where ISINE is the current in the dropping resistor, and IEA is a current proportional to the output of the
error amplifier. When the error amplifier is saturated high, the output of the gain modulator is approximately equal to the ISINE input current. The gain modulator output current is converted into the reference voltage for the PWM comparator through a resistor to ground on the gain modulator output. The gain modulator output is clamped to 5 V to provide current limiting.

Ramp compensation is accomplished by subtracting $1 / 2$ of the current flowing out of RAMP COMP through a buffer transistor driven by CT which is set by an external resistor.

## Under Voltage Lockout

On power-up the ML4812 remains in the UVLO condition; output low and quiescent current low. The IC becomes operational when $V_{C C}$ reaches 16 V . When VCC drops below 10 V , the UVLO condition is imposed. During the UVLO condition, the 5 V VREF pin is "off", making it usable as a "flag" for starting up a downstream PWM converter.


Figure 6. Gain Modulator Block Diagram


Figure 7. Gain Modulator Linearity

## Typical Applications

## Input Inductor (L1) Selection

The central component in the regulator is the input boost inductor. The value of this inductor controls various critical operational aspects of the regulator. If the value is too low, the input current distortion will be high and will result in low power factor and increased noise at the input. This will require more input filtering. In addition, when the value of the inductor is low the inductor dries out (runs out of current) at low currents. Thus the power factor will decrease at lower power levels and/or higher line voltages. If the inductor value is too high, then for a given operating current the required size of the inductor core will be large and/or the required number of turns will be high. So a balance must be reached between distortion and core size.

One more condition where the inductor can dry out is analyzed below where it is shown to be maximum duty cycle dependent.

For the boost converter at steady state:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OUT}}=\frac{\mathrm{V}_{\mathrm{IN}}}{1-\mathrm{D}_{\mathrm{ON}}} \tag{1}
\end{equation*}
$$

Where DON is the duty cycle $[\mathrm{TON} /(\mathrm{TON}+\mathrm{TOFF})]$. The input boost inductor will dry out when the following condition is satisfied:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{IN}}(\mathrm{t})<\mathrm{V}_{\mathrm{OUT}} \times\left(1-\mathrm{D}_{\mathrm{ON}}\right) \tag{2}
\end{equation*}
$$

or

$$
\begin{equation*}
\mathrm{V}_{\mathrm{INDRY}}=\left[1-\mathrm{D}_{\mathrm{ON}}(\max )\right] \times \mathrm{V}_{\mathrm{OUT}} \tag{3}
\end{equation*}
$$

VINDRY: voltage where the inductor dries out. VOUT: output DC voltage.

Effectively, the above relationship shows that the resetting volt-seconds are more than setting volt-seconds. In energy transfer terms this means that less energy is stored in the inductor during the ON time than it is asked to deliver during the OFF time. The net result is that the inductor dries out.


Figure 8. Under-Voltage Lockout Block Diagram


Figure 9a. Total Supply Current vs. Supply Voltage


Figure 9b. Supply Current (ICC) vs. Temperature


Figure 10. Reference Load Regulation

The recommended maximum duty cycle is $95 \%$ at 100 KHz to allow time for the input inductor to dump its energy to the output capacitors. For example, if: VOUT $=380 \mathrm{~V}$ and DON (max) $=0.95$, then substituting in (3) yields VINDRY $=20 \mathrm{~V}$. The effect of drying out is an increase in distortion at low voltages.

For a given output power, the instantaneous value of the input current is a function of the input sinusoidal voltage waveform, i.e. as the input voltage sweeps from zero volts to a maximum value equal to its peak so does the current.

The load of the power factor regulator is usually a switching power supply which is essentially a constant power load. As a result, an increase in the input voltage will be offset by a decrease in the input current.

By combining the ideas set forth above, some ground rules can be obtained for the selection and design of the input inductor:

Step 1: Find minimum operating current.

$$
\begin{align*}
& \mathrm{I}_{\mathrm{IN}}(\min )_{\text {PEAK }}=\frac{1.414 \times \mathrm{P}_{\mathrm{IN}}(\min )}{\mathrm{V}_{\mathrm{IN}}(\max )}  \tag{4}\\
& \mathrm{V}_{\mathrm{IN}}(\max )=260 \mathrm{~V} \\
& \mathrm{P}_{\mathrm{IN}}(\min )=50 \mathrm{~W}
\end{align*}
$$

then:

$$
\mathrm{I}_{\mathrm{IN}}(\mathrm{~min})_{\mathrm{PEAK}}=0.272 \mathrm{~A}
$$

Step 2: Choose a minimum current at which point the inductor current will be on the verge of drying out. For this example $40 \%$ of the peak current found in step 1 was chosen.
then:

$$
\mathrm{I}_{\mathrm{LDRY}}=100 \mathrm{~mA}
$$

Step 3: The value of the inductance can now be found using previously calculated data.
$\mathrm{L} 1=\frac{\mathrm{V}_{\text {INDRY }} \times \mathrm{D}_{\mathrm{ON}}(\max )}{\mathrm{I}_{\mathrm{LDRY}} \times \mathrm{f}_{\mathrm{OSC}}}=\frac{20 \mathrm{~V} \times 0.95}{100 \mathrm{~mA} \times 100 \mathrm{KHz}}=2 \mathrm{mH}$
The inductor can be allowed to decrease in value when the current sweeps from minimum to maximum value. This allows the use of smaller core sizes. The only requirement is that the ramp compensation must be adequate for the lower inductance value of the core so that there is adequate compensation at high current.

Step 4: The presence of the ramp compensation will change the dry out point, but the value found above can be considered a good starting point. Based on the amount of power factor correction the above value of L1 can be optimized after a few iterations.

Gapped Ferrites, Molypermalloy, and Powdered Iron cores are typical choices for core material. The core material selected should have a high saturation point and acceptable losses at the operating frequency.

One ferrite core that is suitable at around 200W is the \#4119PL00-3C8 made by Philips Components (Ferroxcube). This ungapped core will require a total gap of $0.180^{\prime \prime}$ for this application.

## Oscillator Component Selection

The oscillator timing components can be calculated by using the following expression:

$$
\begin{equation*}
\mathrm{f}_{\mathrm{OSC}}=\frac{1.36}{\mathrm{R}_{\mathrm{T}} \times \mathrm{C}_{\mathrm{T}}} \tag{6}
\end{equation*}
$$

For example:
Step 1: At 100 kHz with $95 \%$ duty cycle TOFF $=500 \mathrm{~ns}$ calculate $\mathrm{C}_{\mathrm{T}}$ using the following formula:

$$
\begin{equation*}
\mathrm{C}_{\mathrm{T}}=\frac{\mathrm{T}_{\mathrm{OFF}} \times \mathrm{I}_{\mathrm{DIS}}}{\mathrm{~V}_{\mathrm{OSC}}}=1000 \mathrm{pF} \tag{7}
\end{equation*}
$$

Step 2: Calculate the required value of the timing resistor.

$$
\begin{equation*}
\mathrm{R}_{\mathrm{T}}=\frac{1.36}{\mathrm{f}_{\mathrm{OSC}} \times \mathrm{C}_{\mathrm{T}}}=\frac{1.36}{100 \mathrm{KHz} \times 100 \mathrm{pF}}=13.6 \mathrm{k} \Omega \tag{8}
\end{equation*}
$$

$$
\text { choose } \mathrm{RT}=14 \mathrm{k} \Omega
$$

## Current Sense and Slope (Ramp) Compensation Component Selection

Slope compensation in the ML4812 is provided internally. Rather than adding slope to the noninverting input of the PWM comparator, it is actually subtracted from the voltage present at the inverting input of the PWM comparator. The amount of slope compensation should be at least $50 \%$ of the downslope of the inductor current during the off time, as reflected to the inverting input of the PWM comparator. Note that slope compensation is required only when the inductor current is continuous and the duty cycle is more than $50 \%$. The downslope of the inductor current at the verge of discontinuity can be found using the expression given below:

$$
\begin{equation*}
\frac{\mathrm{di}_{\mathrm{L}}}{\mathrm{dt}}=\frac{\mathrm{V}_{\mathrm{OUT}}-\mathrm{V}_{\text {INDRY }}}{\mathrm{L}}=\frac{380 \mathrm{~V}-20 \mathrm{~V}}{2 \mathrm{mH}}=0.18 \mathrm{~A} / \mu \mathrm{s} \tag{9}
\end{equation*}
$$

The downslope as reflected to the input of the PWM comparator is given by:

$$
\begin{align*}
& \mathrm{S}_{\mathrm{PWM}}=\frac{\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {INDRY }}}{\mathrm{L}}=\frac{\mathrm{R}_{\mathrm{S}}}{\mathrm{~N}_{\mathrm{C}}}  \tag{10}\\
& \mathrm{~S}_{\mathrm{PWM}}=\frac{380 \mathrm{~V}-20 \mathrm{~V}}{2 \mathrm{mH}} \times \frac{100}{80}=0.225 \mathrm{~V} / \mu \mathrm{s}
\end{align*}
$$

Where $\mathrm{R}_{\mathrm{S}}$ is the current sense resistor and $\mathrm{N}_{\mathrm{C}}$ is the turns ratio of the current transformer (T1) used. In general, current transformers simplify the sensing of switch currents (especially at high power levels where the use of sense resistors is complicated by the amount of power they have to dissipate). Normally the primary side of the transformer consists of a single turn and the secondary consists of several turns of either enameled magnet wire or insulated wire. The diameter of the ferrite core used in this example is $0.5^{\prime \prime}$ (SPANG/Magnetics F41206-TC). The rectifying diode at the output of the current transformer can be a 1 N 4148 for secondary currents up to 75 mA average.

Sense FETs or resistive sensing can also be used to sense the switch current. The sensed signal has to be amplified to the proper level before it is applied to the ML4812.

The value of the ramp compensation (SCPWM) as seen at the inverting terminal of the PWM comparator is:

$$
\begin{equation*}
\mathrm{SC}_{\mathrm{PWM}}=\frac{2.5 \times \mathrm{R}_{\mathrm{M}}}{\mathrm{R}_{\mathrm{T}} \times \mathrm{C}_{\mathrm{T}} \times \mathrm{R}_{\mathrm{SC}}} \tag{11}
\end{equation*}
$$

The required value for RSC can therefore be found by equating: SCPWM = ASC x SPWM, where ASC is the amount of slope compensation and solving for RSC. The value of GM OUT depends on the selection of RAMP COMP.

$$
\begin{align*}
& \mathrm{R}_{\mathrm{P}}=\frac{\mathrm{V}_{\mathrm{IN}}(\max )_{\text {PEAK }}}{\mathrm{I}_{\mathrm{SINE}(\text { PEAK })}}=\frac{260 \times 1.414}{0.5 \mathrm{~mA}}=750 \mathrm{k} \Omega  \tag{12}\\
& \mathrm{R}_{\mathrm{M}}=\frac{\mathrm{V}_{\mathrm{CLAMP}} \times \mathrm{R}_{\mathrm{P}}}{\mathrm{~V}_{\text {IN(PEAK) }}}=\frac{4.9 \times 750 \mathrm{k} \Omega}{90 \times 1.414}=28.8 \mathrm{k} \Omega \tag{13}
\end{align*}
$$

The peak of the inductor current can be found approximately by:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{LPEAK}}=\frac{1.414 \times \mathrm{P}_{\mathrm{POUT}}}{\mathrm{~V}_{\mathrm{IN}(\mathrm{RMS})}}=\frac{1.414 \times 200}{90}=3.14 \mathrm{~A} \tag{14}
\end{equation*}
$$

Selection of NC which depends on the maximum switch current, assume 4 A for this example is 80 turns.

$$
\begin{equation*}
\mathrm{R}_{\mathrm{S}}=\frac{\mathrm{V}_{\mathrm{CLAMP}} \times \mathrm{N}_{\mathrm{C}}}{\mathrm{I}_{\mathrm{LPEAK}}}=\frac{4.9 \times 80}{4}=100 \Omega \tag{15}
\end{equation*}
$$

Where $\mathrm{R}_{\mathrm{S}}$ is the sense resistor, and VCLAMP is the current clamp at the inverting input of the PWM comparator. This clamp is internally set to 5 V . In actual application it is a good idea to assume a value less than 5 V to avoid unwanted current limiting action due to component tolerances. In this application, VCLAMP was chosen as 4.9 V .

Having calculated RS, the value SPWM and of RSC can now be calculated:

$$
\begin{align*}
\mathrm{R}_{\mathrm{SC}} & =\frac{2.5 \times \mathrm{R}_{\mathrm{M}}}{\mathrm{~A}_{\mathrm{SC}} \times \mathrm{S}_{\mathrm{PWM}} \times \mathrm{R}_{\mathrm{T}} \times \mathrm{C}_{\mathrm{T}}}  \tag{16}\\
\mathrm{R}_{\mathrm{SC}} & =\frac{2.5 \times 28.8 \mathrm{k} \Omega}{0.7 \times\left(0.225 \times 10^{6}\right) \times 14 \mathrm{~K} \times 1 \mathrm{nF}}=33 \mathrm{k} \Omega
\end{align*}
$$

The following values were used in the calculation:
$\mathrm{R}_{\mathrm{M}}=28.8 \mathrm{k} \Omega \quad$ ASC $=0.7$
$\mathrm{RT}=14 \mathrm{k} \Omega \quad \mathrm{CT}=1 \mathrm{nF}$

## Voltage Regulation Components

The values of the voltage regulation loop components are calculated based on the operating output voltage. Note that voltage safety regulations require the use of sense resistors that have adequate voltage rating. As a rule of thumb if $1 / 4 \mathrm{~W}$ resistors are chosen, two of them should be used in series. The input bias current of the error amplifier is approximately $0.5 \mu \mathrm{~A}$, therefore the current available from the voltage sense resistors should be significantly higher than this value. Since two $1 / 4 \mathrm{~W}$ resistors have to be used the total power rating is $1 / 2 \mathrm{~W}$. The operating power is set to be 0.4 W then with 380 V output voltage the value can be calculated as follows:

$$
\begin{equation*}
\mathrm{R}_{1}=(380 \mathrm{~V})^{2} / 0.4 \mathrm{~W}=360 \mathrm{k} \Omega \tag{17}
\end{equation*}
$$

Choose two $178 \mathrm{k} \Omega, 1 \%$ connected in series. Then R2 can be calculated using the formula below:

$$
\begin{equation*}
\mathrm{R}_{2}=\frac{\mathrm{V}_{\mathrm{REF}} \times \mathrm{R}_{1}}{\mathrm{~V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{REF}}}=\frac{5 \mathrm{~V} \times 356 \mathrm{k} \Omega}{380 \mathrm{~V}-5 \mathrm{~V}}=4.747 \mathrm{k} \Omega \tag{18}
\end{equation*}
$$

Choose $4.75 \mathrm{k} \Omega, 1 \%$. One more critical component in the voltage regulation loop is the feedback capacitor for the error amplifier. The voltage loop bandwidth should be set such that it rejects the 120 Hz ripple which is present at the output. If this ripple is not adequately attenuated it will cause distortion on the input current waveform. Typical bandwidths range anywhere from a few Hertz to 15 Hz . The main compromise is between transient response and distortion. The feedback capacitor can be calculated using the following formula:

$$
\begin{align*}
& \mathrm{C}_{\mathrm{F}}=\frac{1}{3.142 \times \mathrm{R}_{1} \times \mathrm{BW}}  \tag{19}\\
& \mathrm{C}_{\mathrm{F}}=\frac{1}{3.142 \times 356 \mathrm{k} \Omega \times 2 \mathrm{~Hz}}=0.44 \mu \mathrm{~F}
\end{align*}
$$

## Overvoltage Protection (OVP) Components

The OVP loop should be set so that there is no interaction with the voltage control loop. Typically it should be set to a level where the power components are safe to operate. Ten to fifteen volts above VOUT is generally a good setpoint. This sets the maximum transient output voltage to about 395 V . By choosing the high voltage side resistor of the OVP circuit the same way as above i.e. R4 $=356 \mathrm{~K}$ then R 5 can be calculated as:

$$
\begin{equation*}
\mathrm{R}_{5}=\frac{\mathrm{V}_{\mathrm{REF}} \times \mathrm{R}_{4}}{\mathrm{~V}_{\mathrm{OVP}}-\mathrm{V}_{\mathrm{REF}}}=\frac{5 \mathrm{~V} \times 356 \mathrm{k} \Omega}{395 \mathrm{~V}-5 \mathrm{~V}}=4.564 \mathrm{k} \Omega \tag{20}
\end{equation*}
$$

Choose $4.53 \mathrm{k} \Omega, 1 \%$. Note that $\mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{R}_{4}$ and $\mathrm{R}_{5}$ should be tight tolerance resistors such as $1 \%$ or better.

## Controller Shutdown

The ML4812 provides a shutdown pin which could be used to shutdown the IC. Care should be taken when this pin is used because power supply sequencing problems could arise if another regulator with its own bootstrapping follows the ML4812. In such a case a special circuit should be used to allow for orderly start up. One way to accomplish this is by using the reference voltage of the ML4812 to inhibit the other controller IC or to shut down its bias supply current.

## Off-line Start-up and Bias Supply Generation

The ML4812 can be started using a "bleed resistor" from the high voltage bus. After the voltage on $V_{C C}$ exceeds 16 V , the IC starts up. The energy stored on the $330 \mu \mathrm{~F}, \mathrm{C} 15$, capacitor supplies the IC with running power until the supplemental winding on L1 can provide the power to sustain operation.

The values of the start-up resistor R10 and capacitor C15 may need to be optimized depending on the application. The charging waveform for the secondary winding of L1 is an inverted chopped sinusoid which reaches its peak when the line voltage is at its minimum. In this example, $\mathrm{C} 9=0.1 \mu \mathrm{~F}$, $\mathrm{C} 15=330 \mu \mathrm{~F}, \mathrm{D} 8=1 \mathrm{~N} 4148, \mathrm{R} 10=39 \mathrm{k} \Omega, 2 \mathrm{~W}$.

## Enhancement Circuit

The power factor enhancement circuit shown in Figure 12 is described in detail in Application Note 11. It improves the power factor and lowers the input current harmonics. Note that the circuit meets IEC 1000-3-2 specifications (with the enhancement) on the harmonics by a large margin while correcting the input power factor to better than 0.99 under most steady state operating conditions.

## Construction and Layout Tips

High frequency power circuits require special care during breadboard construction and layout. Double sided printed circuit boards with ground plane on one side are highly recommended. All critical switching leads (power FET, output diode, IC output and ground leads, bypass capacitors) should be kept as small as possible. This is to minimize both the transmission and pick-up of switching noise.

There are two kinds of noise coupling; inductive and capacitive. As the name implies inductive coupling is due to fast changing (high di/dt) circulating switching currents. The main source is the loop formed by Q1, D5, and C3-C4. Therefore this loop should be as small as possible, and the above capacitors should be good high frequency types.

The second form of noise coupling is due to fast changing voltages (high dv/dt). The main source in this case is the drain of the power FET. The radiated noise in this case can be minimized by insulating the drain of the FET from the heatsink and then tying the heatsink to the source of the FET with a high frequency capacitor ( CH in Figure 12).

The IC has two ground pins named PWR GND and Signal GND. These two pins should be connected together with a very short lead at the printed circuit board exit point. In general grounding is very important and ground loops should be avoided. Star grounding or ground plane techniques are preferred.

## Magnetics Tips

## L1 - Main Inductor

As shown in Table 1, one of several toroidal cores can be used for L1. The T184-40 core above is the most economical, but has lower inductance at high current. This would yield higher ripple current and require more line EMI filtering. The value for RSC (slope compensation resistor on RAMP COMP) was calculated for the T225-8/90 and should be recalculated for other inductor characteristics. The various core manufacturers have a range of applications literature available. A gapped ferrite core can also be used in place of the powdered iron core. One such core is a Philips Components (Ferroxcube) core \#4229PL00-3C8. This is an ungapped core. Using 145 turns of \#24 AWG wire, a total air gap of $0.180^{\prime \prime}$ is required to give a total inductance of about 2 mH . Since $1 / 2$ of the gap will be on the outside of the core and $1 / 2$ the gap on the inside, putting a 0.09 " spacer in the center will yield a $0.180^{\prime \prime}$ total gap. To prevent leakage fields

Table 1. Toroidal Cores (L1)

| Material | Manufacturer | Part \# | Turns (\#24AWG) |
| :---: | :---: | :---: | :---: |
| Powdered Iron | Micrometals | T225-8/90 | 200 |
| Powdered Iron | Micrometals | T184-40 | 120 |
| Molypermalloy | SPANG (Mag. Inc.) | $58076-$ A2 (high flux) | 180 |

from generating RFI, a shorted turn of copper tape should be wrapped around the gap as shown in Figure 11. For production, a gapped center leg can be ordered from most core vendors, eliminating the need for the external shorted copper turn when using a potentiometer core.


Figure 11. Copper Foil Shorted Turn

## T1 - Sense Transformer

In addition to the core type mentioned in the parts list, the following Siemens cores should be suitable for substitution and may be more readily available in Europe.

| Material | Size Code | Part \# |
| :--- | :--- | :--- |
| N27 | R16/6.3 | B64290-K45-X27 |
| N30 | R16/6.3 | B64290-K45-X830 |

The N27 material is for high frequency and will work better above 100 KHz but both are adequate. In addition, Philips Components (Ferroxcube) core 768T188-3C8 can be used. Please also refer to the list of core vendors below

SPANG/Magnetics Inc. 1 (800) 245-3984, or (412) 282-8282
Micrometals
1 (800) 356-5977
Philips Components (914) 247-2064


Table 2. Component Values/Bill of Materials for Figure 12

| Reference | Description |
| :---: | :---: |
| C1, C4 | 1 $\mu \mathrm{F}, 630 \mathrm{~V}$ Film (250VAC) |
| C3, CH | $6.8 \mathrm{nF}, 1 \mathrm{KV}$ Ceramic disk |
| C5, C6 | $680 \mu \mathrm{~F}, 200 \mathrm{~V}$ Electrolytic |
| C8, C9 | $0.1 \mu \mathrm{~F}, 50 \mathrm{~V}$ Ceramic |
| C10, C19 | $1 \mu \mathrm{~F}, 50 \mathrm{~V}$ Ceramic |
| C11 | $0.001 \mu \mathrm{~F}, 50 \mathrm{~V}$ Ceramic |
| C15 | $330 \mu \mathrm{~F}, 25 \mathrm{~V}$ Electrolytic |
| C16 | 100 F , 25V Electrolytic |
| C17 | 10رF, 25V Electrolytic |
| CF | $0.47 \mu \mathrm{~F}, 50 \mathrm{~V}$ Ceramic |
| $\mathrm{CT}^{\text {T }}$ | $0.002 \mu \mathrm{~F}, 50 \mathrm{~V}$ Ceramic |
| D1, D2, D3, D4, D10 | 1N5406 (Fairchild) |
| D5 | MUR860 (Fairchild) |
| D6, D8, D9, D11, D12, D13 | 1N4148 (Fairchild) |
| F1 | 5A, 250V 3AG with clips |
| IC1 | ML4812CP (Fairchild) |
| L1 | 2mH, 4A IPEAK (see note) |
| Q1 | FQP9N50 (Fairchild) |
| Q2 | KA7815 (Fairchild) |
| Q3 | PN2222 (Fairchild) |
| R1A, R1B, R4A, R4B | $180 \mathrm{k} \Omega$ |
| R2A, R5A | $10 \mathrm{k} \Omega$ TRIMPOT BOURNS 3299 or equivalent |
| R2B, R5B | $3.9 \mathrm{k} \Omega$ |
| R3, R13 | $22 \mathrm{k} \Omega$ |
| R6, R7, RPB | $150 \mathrm{k} \Omega$ |
| R10 | $39 \mathrm{k} \Omega$, 2W |
| R11 | $33 \mathrm{k} \Omega$ |
| R12 | $1 \mathrm{k} \Omega$ |
| RG | $10 \Omega$ |
| RM | $27 \mathrm{k} \Omega$ |
| RPA, R15 | $360 \mathrm{k} \Omega$ |
| RS | $100 \mathrm{k} \Omega$ |
| RSC | $33 \mathrm{k} \Omega$ |
| RT | $7.5 \mathrm{k} \Omega$ |
| T1 | SPANG F41206-TC NS $=80, \mathrm{NP}=1$ (see note) |

## Note:

1. All resistors $1 / 4 \mathrm{~W}$ unless otherwise specified. Some reference designators are skipped (e.g. C2, C12, etc.) and do not appear on the schematic. These designators were used in previous revisions of the board and are not used on this revision. Additional information on key components is included in the attached appendix.


## NOTES:

1. ALL UNSPECIFIED DIODES ARE 1 N 4148.
2. ALL UNSPECIFIED RESISTORS ARE $1 / 4$ WATT.
3. ALL UNSPECIFIED CAPACITOR VOLTAGE RATINGS ARE 50V.
4. ADJUST R2A AND R5A WITH CAUTION TO AVOID OVER VOLTAGE CONDITIONS.
$\mathrm{Q}_{3}=\mathrm{PN} 2222$

* AT INITIAL TURN-ON TO CHECK THE IC FOR PROPER OPERATION APPLY $\approx 16 \mathrm{VDC}$.
** FIXED RESISTORS CAN BE USED FOR THE SENSING COMPONENTS. BELOW ARE $1 \%$ STANDARD RESISTORS THAT WILL FORCE THE CORRECT OUTPUT VOLTAGES R1A, R1B, R4A, R4B $=178 \mathrm{k} \Omega 1 \%$ R2B $=4.75 \Omega 1 \%, R 5 B=4.53 \mathrm{k} \Omega 1 \%$.
USE JUMPERS INSTEAD OF R2A AND R5A (POTS).
*** FOR HIGHER POWER USE MORE Vcc DECOUPLING.


## Mechanical Dimensions



Package: Q20
20-Pin PLCC


## Ordering Information

| Part Number | Temperature Range | Package |
| :--- | :---: | :---: |
| ML4812CP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Molded PDIP (P16) |
| ML4812CQ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Molded PLCC (Q20) |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO
ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
