



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



ML610Q482P/ML610482P

User's Manual

NOTES

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Preface

This manual describes the operation of the hardware of the 8-bit microcontroller ML610Q482.

The following manuals are also available. Read them as necessary.

- nX-U8/100 Core Instruction Manual
Description on the basic architecture and the each instruction of the nX-U8/100 Core.
- MACU8 Assembler Package User's Manual
Description on the method of operating the relocatable assembler, the linker, the librarian, and the object converter and also on the specifications of the assembler language.
- CCU8 User's Manual
Description on the method of operating the compiler.
- CCU8 Programming Guide
Description on the method of programming.
- CCU8 Language Reference
Description on the language specifications.
- DTU8 Debugger User's Manual
Description on the method of operating the debugger DTU8.
- IDEU8 User's Manual
Description on the integrated development environment IDEU8.
- uEASE User's Manual
Description on the on-chip debug tool uEASE.
- uEASE connection Manual for ML610Q482
Description about the connection between uEASE and ML610Q482.
- FWuEASE Flash Writer Host Program User's Manual
Description on the Flash Writer host program.

Notation

Classification	Notation	Description
◆ Numeric value	xxh, xxH xxb	Indicates a hexadecimal number. x: Any value in the range of 0 to F Indicates a binary number; “b” may be omitted. x: A value 0 or 1
◆ Unit	word, W byte, B nibble, N mega-, M kilo-, K kilo-, k milli-, m micro-, μ nano-, n second, s (lower case)	1 word = 16 bits 1 byte = 8 bits 1 nibble = 4 bits 10^6 $2^{10} = 1024$ $10^3 = 1000$ 10^{-3} 10^{-6} 10^{-9} second
◆ Terminology	“H” level, “1” level “L” level, “0” level	Indicates high voltage signal levels V_{IH} and V_{OH} as specified by the electrical characteristics. Indicates low voltage signal levels V_{IL} and V_{OL} as specified by the electrical characteristics.
◆ Register description		R/W: Indicates that Read/Write attribute. “R” indicates that data can be read and “W” indicates that data can be written. “R/W” indicates that data can be read or written.




Table of Contents

Chapter 1

1. Overview	1-1
1.1 Features.....	1-1
1.2 Configuration of Functional Blocks.....	1-4
1.2.1 Block Diagram of ML610Q482P.....	1-4
1.2.2 Block Diagram of ML610482P.....	1-5
1.3 Pins	1-6
1.3.1 Pin Layout.....	1-6
1.3.1.1 Pin Layout of ML610Q482P/ML610482P TQFP Package	1-6
1.3.1.2 Pin Layout of ML610Q482P Chip	1-7
1.3.1.3 Pad Coordinates of ML610Q482P Chip.....	1-8
1.3.1.4 Pin Layout of ML610482P Chip	1-9
1.3.1.5 Pad Coordinates of ML610482P Chip.....	1-10
1.3.2 List of Pins	1-11
1.3.3 Description of Pins.....	1-13
1.3.4 Termination of Unused Pins	1-16

Chapter 2

2. CPU and Memory Space.....	2-1
2.1 Overview.....	2-1
2.2 Program Memory Space	2-1
2.3 Data Memory Space.....	2-2
2.4 Instruction Length.....	2-2
2.5 Data Type.....	2-2
2.6 Description of Registers.....	2-3
2.6.1 List of Registers	2-3
2.6.2 Data Segment Register (DSR)	2-4

Chapter 3

3. Reset Function	3-1
3.1 Overview.....	3-1
3.1.1 Features.....	3-1
3.1.2 Configuration	3-1
3.1.3 List of Pin	3-1
3.2 Description of Registers.....	3-2
3.2.1 List of Registers	3-2
3.2.2 Reset Status Register (RSTAT)	3-2
3.3 Description of Operation.....	3-3
3.3.1 Operation of System Reset Mode	3-3

Chapter 4

4. MCU Control Function.....	4-1
4.1 Overview.....	4-1
4.1.1 Features.....	4-1
4.1.2 Configuration	4-1
4.2 Description of Registers.....	4-2
4.2.1 List of Registers	4-2
4.2.2 Stop Code Acceptor (STPACP).....	4-3
4.2.3 Standby Control Register (SBYCON)	4-4
4.2.4 Block Control Register 0 (BLKCON0)	4-5
4.2.5 Block Control Register 1 (BLKCON1)	4-6
4.2.6 Block Control Register 2 (BLKCON2)	4-7

4.2.7	Block Control Register 3 (BLKCON3)	4-8
4.2.8	Block Control Register 4 (BLKCON4)	4-9
4.3	Description of Operation.....	4-10
4.3.1	Program Run Mode.....	4-10
4.3.2	HALT Mode	4-10
4.3.3	STOP Mode	4-11
4.3.3.1	STOP Mode When CPU Operates with Low-Speed Clock.....	4-11
4.3.3.2	STOP Mode When CPU Operates with High-Speed Clock	4-12
4.3.3.3	Note on Return Operation from STOP/HALT Mode	4-13
4.3.4	Block Control Function.....	4-14

Chapter 5

5.	Interrupts (INTs).....	5-1
5.1	Overview.....	5-1
5.1.1	Features.....	5-1
5.2	Description of Registers.....	5-2
5.2.1	List of Registers	5-2
5.2.2	Interrupt Enable Register 1 (IE1).....	5-3
5.2.3	Interrupt Enable Register 2 (IE2).....	5-4
5.2.4	Interrupt Enable Register 3 (IE3).....	5-5
5.2.5	Interrupt Enable Register 4 (IE4).....	5-6
5.2.6	Interrupt Enable Register 5 (IE5).....	5-7
5.2.7	Interrupt Enable Register 6 (IE6).....	5-8
5.2.8	Interrupt Enable Register 7 (IE7).....	5-9
5.2.9	Interrupt Request Register 0 (IRQ0).....	5-10
5.2.10	Interrupt Request Register 1 (IRQ1).....	5-11
5.2.11	Interrupt Request Register 2 (IRQ2).....	5-12
5.2.12	Interrupt Request Register 3 (IRQ3).....	5-13
5.2.13	Interrupt Request Register 4 (IRQ4).....	5-14
5.2.14	Interrupt Request Register 5 (IRQ5).....	5-15
5.2.15	Interrupt Request Register 6 (IRQ6).....	5-16
5.2.16	Interrupt Request Register 7 (IRQ7).....	5-17
5.3	Description of Operation.....	5-18
5.3.1	Maskable Interrupt Processing.....	5-19
5.3.2	Non-Maskable Interrupt Processing.....	5-19
5.3.3	Software Interrupt Processing.....	5-19
5.3.4	Notes on Interrupt Routine.....	5-20
5.3.5	Interrupt Disable State	5-23

Chapter 6

6.	Clock Generation Circuit	6-1
6.1	Overview.....	6-1
6.1.1	Features.....	6-1
6.1.2	Configuration	6-1
6.1.3	List of Pins	6-2
6.2	Description of Registers.....	6-2
6.2.1	List of Registers	6-2
6.2.2	Frequency Control Register 0 (FCON0)	6-3
6.2.3	Frequency Control Register 1 (FCON1)	6-5
6.3	Description of Operation.....	6-6
6.3.1	Low-Speed Clock	6-6
6.3.1.1	Low-Speed Clock Generation Circuit	6-6
6.3.1.2	Operation of Low-Speed Clock Generation Circuit	6-7
6.3.2	High-Speed Clock.....	6-8
6.3.2.1	500 kHz RC Oscillation.....	6-8
6.3.2.2	Crystal/Ceramic Oscillation Mode	6-9
6.3.2.3	Built-in PLL Oscillation Mode.....	6-10

6.3.2.4	External Clock Input Mode	6-10
6.3.2.5	Operation of High-Speed Clock Generation Circuit.....	6-11
6.3.3	Switching of System Clock.....	6-13
6.4	Specifying port registers	6-15
6.4.1	Functioning P21 (OUTCLK) as the high speed clock output	6-15
6.4.2	Functioning P20 (LSCLK) as the low speed clock output.....	6-16

Chapter 7

7.	Time Base Counter	7-1
7.1	Overview.....	7-1
7.1.1	Features.....	7-1
7.1.2	Configuration.....	7-1
7.2	Description of Registers.....	7-3
7.2.1	List of Registers.....	7-3
7.2.2	Low-Speed Time Base Counter (LTBR)	7-4
7.2.3	High-Speed Time Base Counter Divide Register (HTBDR)	7-5
7.2.4	Low-Speed Time Base Counter Frequency Adjustment Registers L and H (LTBADJL, LTBADJH).....	7-6
7.3	Description of Operation.....	7-7
7.3.1	Low-Speed Time Base Counter	7-7
7.3.2	High-Speed Time Base Counter	7-8
7.3.3	Low-Speed Time Base Counter Frequency Adjustment Function.....	7-9
7.3.4	A signal generation for 16bit timer 2-3 frequency measurement mode	7-10

Chapter 8

8.	Timers.....	8-1
8.1	Overview.....	8-1
8.1.1	Features.....	8-1
8.1.2	Configuration.....	8-1
8.2	Description of Registers.....	8-3
8.2.1	List of Registers.....	8-3
8.2.2	Timer 0 Data Register (TM0D)	8-4
8.2.3	Timer 1 Data Register (TM1D)	8-5
8.2.4	Timer 2 Data Register (TM2D)	8-6
8.2.5	Timer 3 Data Register (TM3D)	8-7
8.2.6	Timer 0 Counter Register (TM0C)	8-8
8.2.7	Timer 1 Counter Register (TM1C)	8-9
8.2.8	Timer 2 Counter Register (TM2C)	8-10
8.2.9	Timer 3 Counter Register (TM3C)	8-11
8.2.10	Timer 0 Control Register 0 (TM0CON0)	8-12
8.2.11	Timer 1 Control Register 0 (TM1CON0)	8-13
8.2.12	Timer 2 Control Register 0 (TM2CON0)	8-14
8.2.13	Timer 3 Control Register 0 (TM3CON0)	8-15
8.2.14	Timer 0 Control Register 1 (TM0CON1)	8-16
8.2.15	Timer 1 Control Register 1 (TM1CON1)	8-17
8.2.16	Timer 2 Control Register 1 (TM2CON1)	8-18
8.2.17	Timer 3 Control Register 1 (TM3CON1)	8-19
8.3	Description of Operation.....	8-20
8.3.1	Timer mode operation.....	8-20
8.3.2	16-bit timer frequency measurement mode operation	8-21
8.3.3	16-bit timer frequency measurement mode application for setting uart baud-rate.....	8-23

Chapter 9

9.	PWM.....	9-1
9.1	Overview.....	9-1
9.1.1	Features.....	9-1

9.1.2	Configuration	9-1
9.1.3	List of Pins	9-2
9.2	Description of Registers.....	9-2
9.2.1	List of Registers	9-2
9.2.2	PWM0 Period Registers (PW0PL, PW0PH)	9-3
9.2.3	PWM0 Duty Registers (PW0DL, PW0DH).....	9-4
9.2.4	PWM0 Counter Registers (PW0CH, PW0CL)	9-5
9.2.5	PWM0 Control Register 0 (PW0CON0).....	9-6
9.2.6	PWM0 Control Register 1 (PW0CON1).....	9-7
9.3	Description of Operation.....	9-8
9.4	Specifying port registers	9-10
9.4.1	Functioning P43 (PWM0) as the PWM output	9-10
9.4.2	Functioning P34 (PWM0) as the PWM output	9-11
9.4.3	Functioning P24 (PWM0) as the PWM output	9-12

Chapter 10

10.	Watchdog Timer	10-1
10.1	Overview.....	10-1
10.1.1	Features.....	10-1
10.1.2	Configuration.....	10-1
10.2	Description of Registers.....	10-2
10.2.1	List of Registers	10-2
10.2.2	Watchdog Timer Control Register (WDTCON).....	10-3
10.2.3	Watchdog Timer Mode Register (WDTMOD).....	10-4
10.3	Description of Operation.....	10-5
10.3.1	Handling example when you do not use the Watchdog Timer	10-7

Chapter 11

11.	Synchronous Serial Port.....	11-1
11.1	Overview.....	11-1
11.1.1	Features.....	11-1
11.1.2	Configuration	11-1
11.1.3	List of Pins	11-2
11.2	Description of Registers.....	11-3
11.2.1	List of Registers	11-3
11.2.2	Serial Port Transmit/Receive Buffers (SIO0BUFL, SIO0BUFH)	11-4
11.2.3	Serial Port Control Register (SIO0CON).....	11-5
11.2.4	Serial Port Mode Register 0 (SIO0MOD0).....	11-6
11.2.5	Serial Port Mode Register 1 (SIO0MOD1).....	11-7
11.3	Description of Operation.....	11-8
11.3.1	Transmit Operation.....	11-8
11.3.2	Receive Operation.....	11-9
11.3.3	Transmit/Receive Operation	11-10
11.4	Specifying port registers	11-11
11.4.1	Functioning P42 (SOUT0), P41 (SCK0) and P40 (SIN0) as the SSIO/ "Master mode"	11-11
11.4.2	Functioning P42 (SOUT0), P41 (SCK0) and P40 (SIN0) as the SSIO/ "Slave mode".....	11-12
11.4.3	Functioning P46 (SOUT0), P45 (SCK0) and P44 (SIN0) as the SSIO/ "Master mode"	11-13
11.4.4	Functioning P46 (SOUT0), P45 (SCK0) and P44 (SIN0) as the SSIO/ "Slave mode".....	11-14

Chapter 12

12.	UART	12-1
12.1	Overview.....	12-1
12.1.1	Features.....	12-1
12.1.2	Configuration	12-1
12.1.3	List of Pins	12-1
12.2	Description of Registers.....	12-2

12.2.1	List of Registers	12-2
12.2.2	UART0 Transmit/Receive Buffer (UA0BUF).....	12-3
12.2.3	UART0 Control Register (UA0CON)	12-4
12.2.4	UART0 Mode Register 0 (UA0MOD0)	12-5
12.2.5	UART0 Mode Register 1 (UA0MOD1)	12-6
12.2.6	UART0 Baud Rate Registers L, H (UA0BRTL, UA0BRTH)	12-8
12.2.7	UART0 Status Register (UA0STAT)	12-9
12.3	Description of Operation.....	12-11
12.3.1	Transfer Data Format	12-11
12.3.2	Baud Rate.....	12-12
12.3.3	Transmit Data Direction	12-13
12.3.4	Transmit Operation	12-14
12.3.5	Receive Operation.....	12-16
12.4	Specifying port registers	12-18
12.4.1	Functioning P43(TXD0) and P42(RXD0) as the UART	12-18
12.4.2	Functioning P43(TXD0) and P02(RXD0) as the UART	12-19

Chapter 13

13.	I ² C Bus Interface.....	13-1
13.1	Overview.....	13-1
13.1.1	Features.....	13-1
13.1.2	Configuration	13-1
13.1.3	List of Pins	13-1
13.2	Description of Registers.....	13-2
13.2.1	List of Registers	13-2
13.2.2	I ² C Bus 0 Receive Register (I2C0RD).....	13-3
13.2.3	I ² C Bus 0 Slave Address Register (I2C0SA)	13-4
13.2.4	I ² C Bus 0 Transmit Data Register (I2C0TD).....	13-5
13.2.5	I ² C Bus 0 Control Register (I2C0CON).....	13-6
13.2.6	I ² C Bus 0 Mode Register (I2C0MOD).....	13-7
13.2.7	I ² C Bus 0 Status Register (I2C0STAT)	13-8
13.3	Description of Operation.....	13-9
13.3.1	Communication Operating Mode.....	13-9
13.3.1.1	Start Condition.....	13-9
13.3.1.2	Repeated Start Condition.....	13-9
13.3.1.3	Slave Address Transmit Mode.....	13-9
13.3.1.4	Data Transmit Mode.....	13-9
13.3.1.5	Data Receive Mode	13-9
13.3.1.6	Control Register Setting Wait State.....	13-9
13.3.1.7	Stop Condition.....	13-10
13.3.2	Communication Operation Timing	13-11
13.3.3	Operation Waveforms	13-13
13.4	Specifying port registers	13-14
13.4.1	Functioning P41(SCL) and P40(SDA) as the I2C	13-14

Chapter 14

14.	NMI Pin	14-1
14.1	Overview.....	14-1
14.1.1	Features.....	14-1
14.1.2	Configuration	14-1
14.1.3	List of Pins	14-1
14.2	Description of Registers.....	14-2
14.2.1	List of Registers	14-2
14.2.2	NMI Data Register (NMID).....	14-3
14.2.3	NMI Control Register (NMICON)	14-4
14.3	Description of Operation.....	14-5
14.3.1	Interrupt Request.....	14-5

Chapter 15

15. Port 0.....	15-1
15.1 Overview.....	15-1
15.1.1 Features.....	15-1
15.1.2 Configuration.....	15-1
15.1.3 List of Pins.....	15-1
15.2 Description of Registers.....	15-2
15.2.1 List of Registers.....	15-2
15.2.2 Port 0 Data Register (P0D).....	15-3
15.2.3 Port 0 Control Registers 0, 1 (P0CON0, P0CON1).....	15-4
15.2.4 External Interrupt Control Registers 0, 1 (EXICON0, EXICON1).....	15-5
15.2.5 External Interrupt Control Register 2 (EXICON2).....	15-6
15.3 Description of Operation.....	15-7
15.3.1 External Interrupt/Capture Function.....	15-7
15.3.2 Interrupt Request.....	15-7

Chapter 16

16. Port 1.....	16-1
16.1 Overview.....	16-1
16.1.1 Features.....	16-1
16.1.2 Configuration.....	16-1
16.1.3 List of Pins.....	16-1
16.2 Description of Registers.....	16-2
16.2.1 List of Registers.....	16-2
16.2.2 Port 1 Data Register (P1D).....	16-3
16.2.3 Port 1 Control Registers 0, 1 (P1CON0, P1CON1).....	16-4
16.3 Description of Operation.....	16-5
16.3.1 Input Port Function.....	16-5
16.3.2 Secondary Function.....	16-5

Chapter 17

17. Port 2.....	17-1
17.1 Overview.....	17-1
17.1.1 Features.....	17-1
17.1.2 Configuration.....	17-1
17.1.3 List of Pins.....	17-1
17.2 Description of Registers.....	17-2
17.2.1 List of Registers.....	17-2
17.2.2 Port 2 Data Register (P2D).....	17-3
17.2.3 Port 2 control registers 0, 1 (P2CON0, P2CON1).....	17-4
17.2.4 Port 2 Mode Register (P2MOD).....	17-5
17.3 Description of Operation.....	17-6
17.3.1 Output Port Function.....	17-6
17.3.2 Secondary Function.....	17-6

Chapter 18

18. Port 3.....	18-1
18.1 Overview.....	18-1
18.1.1 Features.....	18-1
18.1.2 Configuration.....	18-1
18.1.3 List of Pins.....	18-2
18.2 Description of Registers.....	18-3
18.2.1 List of Registers.....	18-3
18.2.2 Port 3 data register (P3D).....	18-4

18.2.3	Port 3 Direction Register (P3DIR).....	18-5
18.2.4	Port 3 control registers 0, 1 (P3CON0, P3CON1).....	18-6
18.2.5	Port 3 mode registers 0, 1 (P3MOD0, P3MOD1).....	18-8
18.3	Description of Operation.....	18-10
18.3.1	Input/Output Port Functions	18-10
18.3.2	Secondary and Tertiary Functions	18-10

Chapter 19

19.	Port 4.....	19-1
19.1	Overview.....	19-1
19.1.1	Features.....	19-1
19.1.2	Configuration.....	19-1
19.1.3	List of Pins.....	19-2
19.2	Description of Registers.....	19-3
19.2.1	List of Registers.....	19-3
19.2.2	Port 4 Data Register (P4D).....	19-4
19.2.3	Port 4 Direction Register (P4DIR).....	19-5
19.2.4	Port 4 Control Registers 0, 1 (P4CON0, P4CON1).....	19-6
19.2.5	Port 4 Mode Registers 0, 1 (P4MOD0, P4MOD1).....	19-8
19.3	Description of Operation.....	19-11
19.3.1	Input/Output Port Functions	19-11
19.3.2	Secondary and Tertiary Functions	19-11

Chapter 20

20.	Port A.....	20-1
20.1	Overview.....	20-1
20.1.1	Features.....	20-1
20.1.2	Configuration.....	20-1
20.1.3	List of Pins.....	20-1
20.2	Description of Registers.....	20-2
20.2.1	List of Registers.....	20-2
20.2.2	Port A Data Register (PAD).....	20-3
20.2.3	Port A Direction Register (PADIR).....	20-4
20.2.4	Port A Control Registers 0, 1 (PACON0, PACON1).....	20-5
20.3	Description of Operation.....	20-7
20.3.1	Input/Output Port Functions	20-7

Chapter 21

21.	Buzzer Driver.....	21-1
21.1	Overview.....	21-1
21.1.1	Features.....	21-1
21.1.2	Configuration.....	21-1
21.1.3	List of Pins.....	21-1
21.2	Description of Registers.....	21-2
21.2.1	List of Registers.....	21-2
21.2.2	Buzzer 0 Control Register (MD0CON).....	21-3
21.2.3	Buzzer 0 Tempo Code Register (MD0TMP).....	21-4
21.2.4	Buzzer 0 Scale Code Register (MD0TON).....	21-5
21.2.5	Buzzer 0 Tone Length Code Register (MD0LEN).....	21-6
21.3	Description of Operation.....	21-7
21.3.1	Operation of Buzzer Output.....	21-7
21.4	Specifying port registers.....	21-8
21.4.1	Functioning P22(BZ0) as the Buzzer output.....	21-8

Chapter 22

22. RC Oscillation Type A/D Converter.....	22-1
22.1 Overview.....	22-1
22.1.1 Features.....	22-1
22.1.2 Configuration.....	22-1
22.1.3 List of Pins.....	22-2
22.2 Description of Registers.....	22-3
22.2.1 List of Registers.....	22-3
22.2.2 RC-ADC Counter A Registers (RADCA0–2).....	22-4
22.2.3 RC-ADC Counter B Registers (RADCB0–2).....	22-5
22.2.4 RC-ADC Mode Register (RADMOD).....	22-6
22.2.5 RC-ADC Control Register (RADCON).....	22-7
22.3 Description of Operation.....	22-8
22.3.1 RC Oscillator Circuits.....	22-8
22.3.2 Counter A/Counter B Reference Modes.....	22-11
22.3.3 Example of Use of RC Oscillation Type A/D Converter.....	22-15
22.3.4 Monitoring RC Oscillation.....	22-20
22.4 Specifying port registers.....	22-21
22.4.1 Functioning P35(RCM), P34(RCT0), P33(RT0), P32(RS0), P31(CS0) and P30(IN0) as the RC-ADC(Ch0).....	22-21
22.4.2 Functioning P47(RT1), P46(RS1), P45(CS1) and P44(IN1) as the RC-ADC(Ch1).....	22-22

Chapter 23

23. Battery Level Detector.....	23-1
23.1 Overview.....	23-1
23.1.1 Features.....	23-1
23.1.2 Configuration.....	23-1
23.2 Description of Registers.....	23-2
23.2.1 List of Registers.....	23-2
23.2.2 Battery Level Detector Control Register 0 (BLDCON0).....	23-3
23.2.3 Battery Level Detector Control Register 1 (BLDCON1).....	23-4
23.3 Description of Operation.....	23-5
23.3.1 Threshold Voltage.....	23-5
23.3.2 Operation of Battery Level Detector.....	23-6

Chapter 24

24. Analog Comparator.....	24-1
24.1 Overview.....	24-1
24.1.1 Features.....	24-1
24.1.2 Configuration.....	24-1
24.1.3 List of Pins.....	24-1
24.2 Description of Registers.....	24-2
24.2.1 List of Registers.....	24-2
24.2.2 Comparator Control Register 0 (CMPCON0).....	24-3
24.2.3 Comparator Control Register 1 (CMPCON1).....	24-4
24.3 Description of Operation.....	24-5
24.3.1 Analog Comparator Function.....	24-5
24.3.2 Interrupt Request.....	24-6

Chapter 25

25. Power Supply Circuit.....	25-1
25.1 Overview.....	25-1
25.1.1 Features.....	25-1
25.1.2 Configuration.....	25-1
25.1.3 List of Pins.....	25-1

25.2 Description of Operation..... 25-2

Chapter 26

26. On-Chip Debug Function..... 26-1
26.1 Overview..... 26-1
26.2 Method of Connecting to On-Chip Debug Emulator 26-1
26.3 Flash Memory Rewrite Function 26-2

Appendixes

Appendix A Registers..... A-1
Appendix B Package Dimensions.....B-1
Appendix C Electrical CharacteristicsC-1
Appendix D Application Circuit Example..... D-1
Appendix E Check List.....E-1

Revision History

Revision HistoryR-1

Chapter 1

Overview

1. Overview

1.1 Features

This LSI is a high-performance 8-bit CMOS microcontroller into which rich peripheral circuits, such as synchronous serial port, UART, I²C bus interface (master), buzzer driver, battery level detect circuit and RC oscillation type A/D converter, are incorporated around 8-bit CPU nX-U8/100.

The CPU nX-U8/100 is capable of efficient instruction execution in 1-instruction 1-clock mode by 3-stage pipe line architecture parallel processing. The Flash ROM that is installed as program memory achieves to ML610Q482P low-voltage low-power consumption operation (read operation) equivalent to mask ROM and is most suitable for battery-driven applications.

The on-chip debug function that is installed enables program debugging and programming.

- CPU
 - 8-bit RISC CPU (CPU name: nX-U8/100)
 - Instruction system: 16-bit instructions
 - Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on
 - On-Chip debug function (ML610Q482P only)
 - Minimum instruction execution time
 - 30.5 μ s (@32.768 kHz system clock)
 - 0.24 μ s (@4.096 MHz system clock)
 - Internal memory
 - ML610Q482P
 - Internal 64KByte Flash ROM (32K \times 16 bits) (including unusable 1KByte TEST area)
 - ML610482P
 - Internal 64KByte Mask ROM (32K \times 16 bits) (including unusable 1KByte TEST area)
 - Internal 4KByte Data RAM (4096 \times 8 bits)
 - Interrupt controller
 - 2 non-maskable interrupt sources (Internal source: 1, External source: 1)
 - 18 maskable interrupt sources (Internal sources: 14, External sources: 4)
 - Time base counter
 - Low-speed time base counter \times 1 channel
 - Frequency compensation (Compensation range: Approx. -488 ppm to $+488$ ppm. Compensation accuracy: Approx. 0.48ppm)
 - High-speed time base counter \times 1 channel
 - Watchdog timer
 - Non-maskable interrupt and reset
 - Free running
 - Overflow period: 4 types selectable (125ms, 500ms, 2s, and 8s)
 - Timers
 - 8 bits \times 4 channels (Timer0-3: 16-bit \times 2 configuration available by using Timer0-1 or Timer2-3)
 - Clock frequency measurement mode (in one channel of 16-bit configuration using Timer2-3)
 - PWM
 - Resolution 16 bits \times 1 channel
-

- Synchronous serial port
 - Master/slave selectable
 - LSB first/MSB first selectable
 - 8-bit length/16-bit length selectable
- UART
 - Half-Duplex Communication
 - TXD/RXD × 1 channel
 - Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
 - Positive logic/negative logic selectable
 - Built-in baud rate generator
- I²C bus interface
 - Master function only
 - Fast mode (400 kbps@ 4MHz), standard mode (100 kbps@ 1MHz, 50 kbps@ 500kHz)
- Buzzer driver
 - Buzzer output mode (4 output modes, 8 frequencies, 16 duty levels)
- RC oscillation type A/D converter
 - 24-bit counter
 - Time division × 2 channels
- Analog comparator
 - Operating voltage: $V_{DD} = 1.8V$ to $3.6V$
 - Common mode input voltage: $0.2V$ to $V_{DD}-1.0V$
 - Input offset voltage: $50mV$ (Max)
 - Interrupt allow edge selection and sampling selection
- General-purpose ports
 - Non-maskable interrupt input port × 1 channel
 - Input-only port × 6 channels (including secondary functions)
 - Output-only port × 4 channels (including secondary functions)
 - Input/output port × 22 channels (including secondary functions)
- Reset
 - Reset through the RESET_N pin
 - Power-on reset generation when powered on
 - Reset when oscillation stop of the low-speed clock is detected
 - Reset by the watchdog timer (WDT) overflow
- Power supply voltage detect function
 - Judgment voltages: One of 16 levels
 - Judgment accuracy: ±2% (Typ.)
- Clock
 - Low-speed clock: (This LSI can not guarantee the operation without low-speed clock)
Crystal oscillation (32.768 kHz)
 - High-speed clock:
Built-in RC oscillation (500 kHz)
Built-in PLL oscillation ($8.192 MHz \pm 2.5%$), crystal/ceramic oscillation (4.096 MHz), external clock
 - Selection of high-speed clock mode by software:
Built-in RC oscillation, built-in PLL oscillation, crystal/ceramic oscillation, external clock

- Power management
 - HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states).
 - STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
 - Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, or 1/8 of the oscillation clock)
 - Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals.


- Shipment
 - Chip (Die)
 - Flash ROM version :ML610Q482P-xxxWA (Blank product: ML610Q482P-NNNWA)
 - Mask ROM version :ML610482P-xxxWA
 - xxx: ROM code number

 - 48-pin plastic TQFP
 - Flash ROM version :ML610Q482P-xxxTBZ03A (Blank product: ML610Q482P-NNNTBZ03A)
 - Mask ROM version :ML610482P-xxxTBZ03A
 - xxx: ROM code number

- Guaranteed operating range
 - Operating temperature: -40°C to 85°C
 - Operating voltage: $V_{\text{DD}} = 1.1\text{V}$ to 3.6V

1.2 Configuration of Functional Blocks


1.2.1 Block Diagram of ML610Q482P



* Secondary function or Tertiary function

Figure 1-1 Block Diagram of ML610Q482P

1.2.2 Block Diagram of ML610482P




* Secondary function or Tertiary function

Figure 1-2 Block Diagram of ML610482P

1.3 Pins

1.3.1 Pin Layout

1.3.1.1 Pin Layout of ML610Q482P/ML610482P TQFP Package



(NC): No Connection


Note:

The assignment of the pads P30 to P35 are not in order.

*1 :A VPP terminal exists only ML610Q482P. Please use (NC) in ML610482P.

Figure 1-3 Pin Layout of ML610Q482P/ML610482P Package

1.3.1.2 Pin Layout of ML610Q482P Chip



(NC): No Connection

Note:

The assignment of the pads P30 to P35 are not in order.

Chip size:	2.76 mm × 3.00mm
PAD count:	48 pins
Minimum PAD pitch:	100 μm
PAD aperture:	80 μm × 80 μm
Chip thickness:	350 μm
Voltage of the rear side of chip:	V _{SS} level

Figure 1-4 Dimensions of ML610Q482P Chip


1.3.1.3 Pad Coordinates of ML610Q482P Chip

Table 1-1 Pad Coordinates of ML610Q482P

Chip Center: X=0,Y=0

PAD No.	Pad Name	X (μm)	Y (μm)	PAD No.	Pad Name	X (μm)	Y (μm)
1	CMPP	-1036.0	-1380.0	25	PA0	1023.0	1380.0
2	CMPM	-830.0	-1380.0	26	PA1	775.0	1380.0
3	P00	-730.0	-1380.0	27	PA2	651.0	1380.0
4	P01	-482.0	-1380.0	28	PA3	403.0	1380.0
5	P02	-382.0	-1380.0	29	PA4	279.0	1380.0
6	P03	-134.0	-1380.0	30	PA5	31.0	1380.0
7	VSS	-34.0	-1380.0	31	PA6	-93.0	1380.0
8	P24	219.0	-1380.0	32	PA7	-341.0	1380.0
9	P40	327.0	-1380.0	33	VSS	-458.0	1380.0
10	P41	655.0	-1380.0	34	P20	-666.0	1380.0
11	P42	775.0	-1380.0	35	P21	-766.0	1380.0
12	P43	1023.0	-1380.0	36	P22	-1032.0	1380.0
13	P44	1260.0	-912.0	37	P30	-1260.0	922.0
14	P45	1260.0	-778.0	38	P31	-1260.0	769.0
15	P46	1260.0	-530.0	39	P34	-1260.0	521.0
16	P47	1260.0	-426.0	40	P32	-1260.0	417.0
17	TEST	1260.0	-167.0	41	P33	-1260.0	169.0
18	RESET_N	1260.0	-67.0	42	P35	-1260.0	67.0
19	NMI	1260.0	181.0	43	VDD	-1260.0	-122.0
20	VPP	1260.0	281.0	44	VDDL	-1260.0	-333.0
21	VSS	1260.0	411.0	45	VSS	-1260.0	-503.0
22	P10	1261.3	610.0	46	VDDX	-1260.0	-673.0
23	P11	1261.3	858.0	47	XT0	-1260.0	-773.0
24	VDD	1260.0	1010.0	48	XT1	-1260.0	-1021.0

1.3.1.4 Pin Layout of ML610482P Chip



Note:

The assignment of the pads P30 to P35 are not in order.

Chip size:	2.44 mm × 2.46mm
PAD count:	48 pins
Minimum PAD pitch:	100 μm
PAD aperture:	80 μm × 80 μm
Chip thickness:	350 μm
Voltage of the rear side of chip:	V _{SS} level

Figure 1-5 Dimensions of ML610482P Chip

1.3.1.5 Pad Coordinates of ML610482P Chip

Table 1-2 Pad Coordinates of ML610482P

Chip Center: X=0,Y=0

PAD No.	Pad Name	X (μm)	Y (μm)	PAD No.	Pad Name	X (μm)	Y (μm)
1	CMPP	-1010	-1110	25	PA0	1025	1110
2	CMPM	-804	-1110	26	PA1	777	1110
3	P00	-704	-1110	27	PA2	653	1110
4	P01	-456	-1110	28	PA3	405	1110
5	P02	-356	-1110	29	PA4	281	1110
6	P03	-108	-1110	30	PA5	33	1110
7	VSS	-8	-1110	31	PA6	-91	1110
8	P24	205	-1110	32	PA7	-339	1110
9	P40	313	-1110	33	VSS	-451	1110
10	P41	641	-1110	34	P20	-659	1110
11	P42	761	-1110	35	P21	-759	1110
12	P43	1009	-1110	36	P22	-1025	1110
13	P44	1100	-842	37	P30	-1100	844
14	P45	1100	-708	38	P31	-1100	691
15	P46	1100	-460	39	P34	-1100	443
16	P47	1100	-356	40	P32	-1100	339
17	TEST	1100	-97	41	P33	-1100	91
18	RESET_N	1100	3	42	P35	-1100	-11
19	NMI	1100	251	43	VDD	-1100	-212
20				44	VDDL	-1100	-312
21	VSS	1100	351	45	VSS	-1100	-434
22	P10	1100	524	46	VDDX	-1100	-574
23	P11	1100	772	47	XT0	-1100	-694
24	VDD	1100	885	48	XT1	-1100	-942

Note: PADNo.20 does not exist.

1.3.2 List of Pins

PAD No	Primary function			Secondary function			Tertiary function		
	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
7,21 33,45	V _{SS}	—	Negative power supply pin	—	—	—	—	—	—
24,43	V _{DD}	—	Positive power supply pin	—	—	—	—	—	—
44	V _{DDL}	—	Power supply pin for internal logic (internally generated)	—	—	—	—	—	—
46	V _{DDX}	—	Power supply pin for low-speed oscillation (internally generated)	—	—	—	—	—	—
20	V _{PP} ^{*1}	—	Power supply pin for Flash ROM	—	—	—	—	—	—
17	TEST	I/O	Input/output pin for testing	—	—	—	—	—	—
18	RESET_N	I	Reset input pin	—	—	—	—	—	—
47	XT0	I	Low-speed clock oscillation pin	—	—	—	—	—	—
48	XT1	O	Low-speed clock oscillation pin	—	—	—	—	—	—
19	NMI	I	Non-maskable interrupt pin	—	—	—	—	—	—
3	P00/EXI0	I	Input port, External interrupt 0	—	—	—	—	—	—
4	P01/EXI1	I	Input port, External interrupt 1	—	—	—	—	—	—
5	P02/EXI2/ RXD0	I	Input port, External interrupt 2, UART0 receive	—	—	—	—	—	—
6	P03/EXI3	I	Input port, External interrupt 3	—	—	—	—	—	—
1	CMPP	—	Comparator input	—	—	—	—	—	—
2	CMPM	—	Comparator input	—	—	—	—	—	—
22	P10	I	Input port	OSC0	I	High-speed oscillation	—	—	—
23	P11	I	Input port	OSC1	O	High-speed oscillation	—	—	—
34	P20/LED0	O	Output port	LSCLK	O	Low-speed clock output	—	—	—
35	P21/LED1	O	Output port	OUTCLK	O	High-speed clock output	—	—	—
36	P22/LED2	O	Output port	BZ0	O	Buzzer output	—	—	—
8	P24/LED4	O	Output port	PWM0	O	PWM0 output	—	—	—
37	P30	I/O	Input/Output port	IN0	I	RC type ADC0 oscillation input pin	—	—	—
38	P31	I/O	Input/Output port	CS0	O	RC type ADC0 reference capacitor connection pin	—	—	—
40	P32	I/O	Input/Output port	RS0	O	RC type ADC0 reference resistor connection pin	—	—	—
41	P33	I/O	Input/Output port	RT0	O	RC type ADC0 resistor sensor connection pin	—	—	—