



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# ML630Q464/Q466

Ultra Low Power 32-bit Microcontroller

## ■ GENERAL DESCRIPTION

This LSI is a high-performance low power 32-bit microcontroller. Equipped with a 32-bit CPU core Cortex™-M0+, it implements a 128 KB flash memory, 16 KB RAM, rich peripheral circuits, such as USB Full speed device, synchronous serial port, UART, I<sup>2</sup>C bus interface, supply voltage level detect circuit, RC oscillation type A/D converter, successive approximation type A/D converter, and LCD driver. The Flash ROM that is installed as program memory achieves low-voltage low-power consumption operation (read operation) is most suitable for battery-driven applications.

## ■ FEATURES

- CPU
  - 32-bit RISC CPU (CPU name: ARM Cortex™-M0+)
  - Thumb®/Thumb®-2 instruction supported
  - Serial Wire Debug Port
  - Minimum instruction execution time  
30.5 µs (@32.768 kHz system clock)  
41.7ns (@24 MHz system clock)

- Internal memory
  - Re-writing the program memory area by software
  - Number of segments

Product name	Flash memory		SRAM
	Program area	Data area	
ML630Q464	64KB (16K × 32bit)	2KB (0.5K × 32bit)	8KB (2K × 32bit)
ML630Q466	128KB (32K × 32bit)	2KB (0.5K × 32bit)	16KB (4K × 32bit)

- Interrupt controller (NVIC)
  - 1 non-maskable interrupt source (Internal source: 1)
  - 31 maskable interrupt sources (Internal sources: 30, External sources: 1)
  - Priority level (4-level) can be set for each interrupt
- DMA controller (DMAC)
  - 2 channels
  - Enable to allocate multiple DMA transfer request sources for each channel.
  - Channel priority: fixed mode/round robin mode
  - DMA transfer mode: cycle steal mode/burst mode
  - DMA request type: software requests/hardware requests
  - Maximum transfer count: 65,536
  - Data transfer size: 8 bits/16 bits/32 bits
  - Transfer request source: SSIOF, UART, UARTR, I2CF, RC-ADC, SA-ADC
- Time base counter (TBC)
  - Low-speed time base counter ×1 channel
- 1 kHz Timer
  - 10 Hz / 1 Hz interrupt function



- Timers (TMR)
  - 8 bits × 8 channels
    - (Timer0-7: 16-bit × 4 configuration available by using Timer0-1 or Timer2-3, Timer4-5, Timer6-7)
  - Selection of one shot timer mode is possible
  - External clock can be selected as timer clock.
- Function Timers (FTM)
  - 16-bit × 4 channels
  - Equipped with the timer/capture/PWM functions using a 16-bit counter
  - An event trigger (external pin input interrupt or timer interrupt request) can control start/stop/clear of the timer (however, the minimum pulse width of pin input is timer clock 3φ)
  - 1 to 64 dividing of LSCLK/OSCLK/HSCLK/external input selectable as timer clock
  - Two types of PWM with the same period and different duties and complementary PWM with the dead time set can be output.
- Real Time Clock (RTC)
  - 1 channels (99 years calendar, alarm, revision of the clock)
- Watchdog timer (WDT)
  - Non-maskable interrupt and reset
  - Free running
  - Overflow period: 4 types selectable (125ms, 500ms, 2s, and 8s when LSCLK = 32.768 kHz)
- Synchronous serial port (SSIOF/SSIO)
  - without FIFOs (SSIO) : 1 channel
  - with 16-byte transmits and receives FIFOs (SSIOF) : 1 channel
  - Master/slave selectable
  - LSB first/MSB first selectable
  - Clock polarity (data out at rising edge and data in at falling edge/data out at falling edge and data in at rising edge) selectable
  - 8-bit length/16-bit length selectable
  - Initial clock level (High start/Low start) selectable
  - supports slave-select signal (only SSIOF)
- UART (UARTF/UART)
  - without FIFOs (UART) : 1 channel
  - with 16-byte transmits and receives FIFOs (UARTF) : 1 channels
  - Full duplex buffer system
  - Communication speed: Settable within the range of 2400bps to 115200bps.
  - Programmable interface (data length, parity, stop bits selectable)
- I<sup>2</sup>C bus interface (I<sup>2</sup>CF/I<sup>2</sup>C)
  - without FIFOs(I<sup>2</sup>C) : 1 channel
  - with 16-byte transmits and receives FIFOs (I<sup>2</sup>CF) : 1 channels
  - Master/slave function (only I2CF)
  - Fast mode (400 kHz), standard mode (100 kHz)
- USB full-speed device
  - Compliant with Universal Serial Bus (USB)
  - Full speed (12 Mbps) 1 port.
  - End points: 5 or 6
  - Supports all data transfer types (control transfer, bulk transfer, interrupt transfer, isochronous transfer).
  - Built-in SOF generation and CRC5/16 generation functions
  - Access size to data transfer FIFOs: 8 bits/16 bits/32 bits
- General-purpose ports (PORT)
  - Input/output port × 38 channels (including secondary or tertiary or quaternary or quinary functions).  
(ML630Q464 and ML630Q466: including LCD com/seg ports ( each 20 ports ))

- RC oscillation type A/D converter (RC-ADC)
  - Time division × 2 channels
  - Starting by trigger of Timer/FTM function.
  - 24-bit counter
- Successive approximation type A/D converter (SA-ADC)
  - Input × 12 channels
  - 12-bit A/D converter
  - Starting by trigger of Timer/FTM function.
  - Capacitive touch sense function
- Analog Comparator (CMP)
  - Input × 2ch
  - Common mode input voltage: 0.2V to V<sub>DD</sub> – 0.2V
  - Input offset voltage: 30mV(max)
  - Interrupt allow edge selection and sampling selection
- Voltage Level Supervisor (VLS)
  - Threshold voltages: One of 64 levels
  - Accuracy: ±3%
  - Interrupt or Reset generation are selectable
  - Voltage measurement with voltage input pin or V<sub>DD</sub> pin
- Low Level Detector(LLD)
  - Judgment Voltage: 1.8V±0.2V
  - Can be used as low level detection reset.
- LCD driver
  - Maximum 400 dots (50 segment x 8 common)
  - 1/1 to 1/8 duty
  - 1/2, 1/3 bias (built-in bias generation circuit)
  - Frame frequency selectable
  - Bias voltage multiplying clock selectable (5 types)
  - Contrast adjustment (32 steps)
  - 4 operating mode: LCD drive stop, LCD display, all LCDs on, all LCDs off
  - Programmable display allocation function
- Random number generator (RANDOM)
  - Generates 8-bit random numbers
- AES
  - 128-bit Common key
  - Supports key sizes of 128, 192, and 256 bits
  - Supports ECB, CBC, and CTR modes
- Reset
  - Reset by the RESET\_N pin input
  - Reset by power-on detection
  - Reset by overflow of watchdog timer (WDT)
  - Reset by threshold detection in Voltage Level Supervisor(VLS)
  - Reset by low level detection in Low Level Detector(LLD)
  - Reset by the low-speed crystal oscillation stop detection
  - Reset by SYSRESETREQ of Cortex™-M0+ (software reset)

- Clock
  - Low-speed clock:
    - Crystal oscillation (32.768 kHz)
    - Built-in RC oscillation (32.768kHz)
  - High-speed clock:
    - PLL (24 MHz) generated from Crystal oscillation (32.768 kHz)
    - Built-in RC oscillation (16MHz)
- Power management
  - HALT mode: Instruction execution by CPU is suspended. All peripheral circuits can keep in operating states.
  - HALT-H mode: Instruction execution by CPU is suspended. Stop of high-speed oscillation automatically. All peripheral circuits can keep in operating states.
  - DEEP-HALT mode: Instruction execution by CPU is suspended. Some peripheral circuits(Timer, LTBC etc.) can keep in operating states.
  - ULTRA-DEEP-HALT mode: Instruction execution by CPU is suspended. Some peripheral circuits(Timer, LTBC etc.) can keep in operating states, at  $V_{DD} > 2.5V$ .
  - STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
  - Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, 1/8, 1/16, 1/32 of the oscillation clock)
  - Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals.
- Guaranteed operating range
  - Operating temperature (ambient) : -40°C to +85°C
  - Operating voltage:  $V_{DD} = 1.8V$  to 3.6V
- Supply current (Typ)
  - High-speed operation (24 MHz) : 250uA/MHz
  - ULTRA-DEEP-HALT : 0.80uA
- Package
  - 100-pin plastic TQFP
  - Tray
    - ML630Q464-xxxTBZWAX
    - ML630Q466-xxxTBZWAX

## ■ BLOCK DIAGRAM

ML630Q464/Q466 Block Diagram




Figure 1. ML630Q464/Q466 Block Diagram

## ■ PIN CONFIGURATION




Figure 2. Pin Layout of ML630Q464/Q466

## ■ PIN LIST

PIN No.	.Reset State	Primary Function		Secondary Function		Tertiary Function		Quaternary Function		Quinary Function	
		Pin name	I/O	Pin name	I/O	pin name	I/O	pin name	I/O	pin name	I/O
14	-	V <sub>SS</sub>	-	-	-	-	-	-	-	-	-
68	-	V <sub>DD</sub>	-	-	-	-	-	-	-	-	-
79	-	V <sub>DDL</sub>	-	-	-	-	-	-	-	-	-
80	-	V <sub>HF</sub>	-	-	-	-	-	-	-	-	-
70	-	V <sub>REF</sub>	-	-	-	-	-	-	-	-	-
74	-	XT0	-	-	-	-	-	-	-	-	-
73	-	XT1	-	-	-	-	-	-	-	-	-
78	Pull-up Input	RESET_N	I	-	-	-	-	-	-	-	-
77	Pull-up Input	SWC	I	-	-	-	-	-	-	-	-
76	Pull-up Input	SWD	I/O	-	-	-	-	-	-	-	-
75	Pull-down Input	BRMP	I	-	-	-	-	-	-	-	-
95	Hi-Z output	P00/ EXI00/ AIN8	I/O	IN0	I	SOUT0	O	RXDF0	I	-	-
96	Hi-Z output	P01/ EXI01/ AIN9	I/O	CS0	O	SIN0	I	TXDF0	O	-	-
97	Hi-Z output	P02/ EXI02/ AIN10	I/O	RCT0	O	SCK0	I/O	TMOUT0	O	-	-
98	Hi-Z output	P03/ EXI03/ AIN11	I/O	RS0	O	-	-	TMOUT1	O	-	-
99	Hi-Z output	P04/ EXI04	I/O	RT0	O	-	-	-	-	-	-
100	Hi-Z output	P05/ EXI05	I/O	RCM	O	-	-	-	-	-	-
91	Hi-Z output	P20/ EXI20/ AIN4	I/O	IN1	I	SOUTF0	O	-	-	-	-
92	Hi-Z output	P21/ EXI21/ AIN5	I/O	CS1	O	SINFO0	I	-	-	-	-
93	Hi-Z output	P22/ EXI22/ AIN6	I/O	RS1	O	SCKF0	I/O	TMOUT2	O	-	-
94	Hi-Z output	P23/ EXI23/ AIN7	I/O	RT1	O	SSF0	I/O	TMOUT3	O	-	-
82	Hi-Z output	P30/ EXI30/ CMP0P V <sub>ULSP</sub>	I/O	SDAF0	I/O	SOUT0	O	-	-	-	-
83	Hi-Z output	P31/ EXI31/ CMP0M	I/O	SCLF0	I/O	SIN0	I	-	-	-	-
84	Hi-Z output	P32/ EXI32/ CMP1P/ AIN2	I/O	RXDF0	I	SCK0	I/O	TMOUT4	O	-	-
85	Hi-Z output	P33/ EXI33/ CMP1M/ AIN3	I/O	TXDF0	O	32kCLK0	O	TMOUT5	O	-	-
86	Hi-Z output	P34/ EXI34/ AIN0 LED	I/O	SDA1	I/O	SOUTF0	O	-	-	-	-
87	Hi-Z output	P35/ EXI35/ AIN1 LED	I/O	SCL1	O	SINFO0	I	-	-	-	-
88	Hi-Z output	P36/ EXI36/ TMCK14	I/O	RXD0	I	SCKF0	I/O	TMOUT6	O	-	-
89	Hi-Z output	P37/ EXI37/ TMCK15	I/O	TXD0	O	SSF0	I/O	TMOUT7	O	-	-
13 to 10	Low Level Output	COM0 to COM3	O	-	-	-	-	-	-	-	-
9	Hi-Z output	P60/ EXI60	I/O	COM4	O	-	-	-	-	-	-
8	Hi-Z output	P61/ EXI61	I/O	COM5	O	-	-	-	-	-	-
7	Hi-Z output	P62/ EXI62	I/O	COM6	O	-	-	-	-	-	-
6	Hi-Z output	P63/ EXI63	I/O	COM7	O	-	-	-	-	-	-
15 to 48	Low Level Output	SEG0 to SEG33	O	-	-	-	-	-	-	-	-
49	Hi-Z output	P40/ EXI40/ LED	I/O	SDAF0	I/O	SOUT0	O	-	-	SEG34	O

PIN No.	.Reset State	Primary Function		Secondary Function		Tertiary Function		Quaternary Function		Quinary Function	
		Pin name	I/O	Pin name	I/O	pin name	I/O	pin name	I/O	pin name	I/O
50	Hi-Z output	P41/ EXI41/ LED	I/O	SCLF0	I/O	SIN0	I	-	-	SEG35	O
51	Hi-Z output	P42/ EXI42/ TMCK10	I/O	RXDF0	I	SCK0	I/O	TMOUT8	O	SEG36	O
52	Hi-Z output	P43/ EXI43/ TMCK11	I/O	TXDF0	O	32kCLK0	O	TMOUT9	O	SEG37	O
53	Hi-Z output	P44/ EXI44	I/O	SDA1	I/O	SOUTF0	O	-	-	SEG38	O
54	Hi-Z output	P45/ EXI45	I/O	SCL1	O	SINF0	I	-	-	SEG39	O
55	Hi-Z output	P46/ EXI46/ TMCK12	I/O	RXD0	I	SCKF0	I/O	TMOUTA	O	SEG40	O
56	Hi-Z output	P47/ EXI47/ TMCK13	I/O	TXD0	O	SSF0	I/O	TMOUTB	O	SEG41	O
57	Hi-Z output	P50/ EXI50	I/O	SDAF0	I/O	SOUT0	O	-	-	SEG42	O
58	Hi-Z output	P51/ EXI51	I/O	SCLF0	I/O	SIN0	I	-	-	SEG43	O
59	Hi-Z output	P52/ EXI52	I/O	RXDF0	I	SCK0	I/O	TMOUTC	O	SEG44	O
60	Hi-Z output	P53/ EXI53	I/O	TXDF0	O	32kCLK0	O	TMOUTD	O	SEG45	O
61	Hi-Z output	P54/ EXI54	I/O	SDA1	I/O	SOUTF0	O	-	-	SEG46	O
62	Hi-Z output	P55/ EXI55	I/O	SCL1	O	SINF0	I	-	-	SEG47	O
63	Hi-Z output	P56/ EXI56/ TMCK16	I/O	RXD0	I	SCKF0	I/O	TMOUTE	O	SEG48	O
64	Hi-Z output	P57/ EXI57/ TMCK17	I/O	TXD0	O	SSF0	I/O	TMOUTF	O	SEG49	O
66	Hi-Z output	DP	I/O	-	-	-	-	-	-	-	-
67	Hi-Z output	DM	I/O	-	-	-	-	-	-	-	-
69	Low output	PUCTL	O	-	-	-	-	-	-	-	-
3	-	V <sub>L1</sub>	-	-	-	-	-	-	-	-	-
4	-	V <sub>L2</sub>	-	-	-	-	-	-	-	-	-
5	-	V <sub>L3</sub>	-	-	-	-	-	-	-	-	-
1	-	C <sub>1</sub>	-	-	-	-	-	-	-	-	-
2	-	C <sub>2</sub>	-	-	-	-	-	-	-	-	-
71	-	C <sub>H1</sub>	-	-	-	-	-	-	-	-	-
72	-	C <sub>H2</sub>	-	-	-	-	-	-	-	-	-

## ■ PIN DESCRIPTION

In the table below indicates the functional pin description.

The pin name represents the function pin name of the primary function of each terminal, The pin mode represents the set of mode register of Port Control.

(1<sup>st</sup>:primary function, 2<sup>nd</sup>:secondary function, 3<sup>rd</sup>:tertiary function, 4<sup>th</sup>:quaternary function, 5<sup>th</sup>:quinary function)

Pin name	I/O	Description	LSI pin name	Pin mode	Logic
<b>System</b>					
RESET_N	I	Reset input pin. When this pin is set to a "L" level, system reset mode is set and the internal section is initialized. When this pin is set to a "H" level subsequently, program execution starts. A pull-up resistor is internally connected.	RESET_N	-	L
BRMP	I	Remapping control input (for firmware update) Based on the BRMP pin setting at the time of the reset release, Bank0 is remapped.	BRMP	-	H
XT0	I	Crystal connection pin for low-speed clock.	XT0	-	-
XT1	O	Capacitors C <sub>DL</sub> and C <sub>GL</sub> are connected across this pin and V <sub>SS</sub> as required.	XT1	-	-
32kCLKO	O	Low-speed clock output pin	P33,P43,P53	2 <sup>nd</sup>	
<b>General-purpose input/output port</b>					
P00-P05	I/O	General-purpose input/output port.	P00-P05	1 <sup>st</sup>	-
P20-P23	I/O	General-purpose input/output port.	P20-P23	1 <sup>st</sup>	-
P30-P37	I/O	General-purpose input/output port.	P30-P37	1 <sup>st</sup>	-
P40-P47	I/O	General-purpose input/output port.	P40-P47	1 <sup>st</sup>	-
P50-P57	I/O	General-purpose input/output port.	P50-P57	1 <sup>st</sup>	-
P60-P63	I/O	General-purpose input/output port.	P60-P63	1 <sup>st</sup>	-
<b>External interrupt</b>					
EXI00-05 EXI20-23 EXI30-37 EXI40-47 EXI50-57 EXI60-63	I	External maskable interrupt input pins. It is possible, for each bit, to specify whether the interrupt is enabled and select the interrupt edge by software.	P00-P05 P20-P23 P30-P37 P40-P47 P50-P57 P60-P63	1 <sup>st</sup>	H/L
<b>LED</b>					
LED	O	N-channel open drain output pins to drive LED.	P34,P35,P40,P41	1 <sup>st</sup>	-
<b>UART</b>					
TXD0	O	UART data output pin.	P37,P47,P57	2 <sup>nd</sup>	-
RXD0	I	UART data input pin.	P36,P46,P56	2 <sup>nd</sup>	-
TXDF0	O	UARTF with FIFO data output pin.	P01,P33,P43,P53	2 <sup>nd</sup>	-
RXDF0	I	UARTF with FIFO data input pin.	P00,P32,P42,P52	2 <sup>nd</sup>	-
<b>I<sup>2</sup>C bus interface</b>					
SDA1	I/O	I <sup>2</sup> C1 data input/output pin. This pin has an NMOS open drain output. When using this pin as a function of the I <sup>2</sup> C, externally connect a pull-up resistor.	P34,P44,P54	2 <sup>nd</sup>	-
SCL1	O	I <sup>2</sup> C1 clock output pin. This pin has an NMOS open drain output. When using this pin as a function of the I <sup>2</sup> C, externally connect a pull-up resistor.	P35,P45,P55	2 <sup>nd</sup>	-
SDAF0	I/O	I <sup>2</sup> CF0 data input/output pin. This pin has an NMOS open drain output. When using this pin as a function of the I <sup>2</sup> C, externally connect a pull-up resistor.	P30,P40,P50	2 <sup>nd</sup>	-
SCLF0	I/O	I <sup>2</sup> CF0 clock input/output pin. This pin has an NMOS open drain output. When using this pin as a function of the I <sup>2</sup> C, externally connect a pull-up resistor.	P31,P41,P51	2 <sup>nd</sup>	-

Pin name	I/O	Description	LSI pin name	Pin mode	Logic
<b>Synchronous serial</b>					
SCK0	I/O	Synchronous serial (SSIO) clock input/output pin.	P02,P32,P42,P52	3 <sup>rd</sup>	-
SIN0	I	Synchronous serial (SSIO) data input pin.	P01,P31,P41,P51	3 <sup>rd</sup>	-
SOUT0	O	Synchronous serial (SSIO) data output pin.	P00,P30,P40,P50	3 <sup>rd</sup>	-
SCKF0	I/O	Synchronous serial with FIFO (SSIOF) clock input/output pin.	P22,P36,P46,P56	3 <sup>rd</sup>	-
SINF0	I	Synchronous serial with FIFO (SSIOF) data input pin.	P21,P35,P45,P55	3 <sup>rd</sup>	-
SOUTF0	O	Synchronous serial with FIFO (SSIOF) data output pin.	P20,P34,P44,P54	3 <sup>rd</sup>	-
SSF0	I/O	Synchronous serial with FIFO (SSIOF) select input/output pin.	P23,P37,P47,P57	3 <sup>rd</sup>	L
<b>FTM</b>					
TMOUT0-9	O	FTM output pin.	P02,P03,P22,P23 P32,P33,P36,P37 P42,P43,P46,P47 P52,P53,P56,P57	4 <sup>th</sup>	-
TMOUTA-F					
TMCKI0-7	I	External clock input pin for FTM.	P42,P43,P46,P47 P36,P37,P56,P57	1 <sup>st</sup>	-
<b>RC oscillation type A/D converter</b>					
IN0	I	Oscillation input pin of Channel 0.	P00	2 <sup>nd</sup>	-
CS0	O	Reference capacitor connection pin of Channel 0.	P01	2 <sup>nd</sup>	-
RS0	O	Reference resistor connection pin of Channel 0.	P03	2 <sup>nd</sup>	-
RT0	O	Resistor sensor connection pin for measurement of Channel 0.	P04	2 <sup>nd</sup>	-
RCT0	O	Resistor/capacitor sensor connection pin of Channel 0 for measurement.	P02	2 <sup>nd</sup>	-
RCM	O	RC oscillation monitor pin.	P05	2 <sup>nd</sup>	-
IN1	I	Oscillation input pin of Channel 1.	P20	2 <sup>nd</sup>	-
CS1	O	Reference capacitor connection pin of Channel 1.	P21	2 <sup>nd</sup>	-
RS1	O	Reference resistor connection pin of Channel 1.	P22	2 <sup>nd</sup>	-
RT1	O	Resistor sensor connection pin for measurement of Channel 1.	P23	2 <sup>nd</sup>	-
<b>Successive approximation type A/D converter</b>					
V <sub>REF</sub>	I	Reference power supply pin for successive approximation type A/D converter.	V <sub>REF</sub>	-	-
AIN0-11	I	Analog input for successive approximation type A/D converter.	(AIN0-3) P32-35, (AIN4-7) P20-23, (AIN8-11) P00-03	1 <sup>st</sup>	-
<b>Analog comparator</b>					
CMP0P	I	Comparator0 Non-inverted input pin.	P30	1 <sup>st</sup>	-
CMP0M	I	Comparator0 Inverted input pin.	P31	1 <sup>st</sup>	-
CMP1P	I	Comparator1 Non-inverted input pin.	P32	1 <sup>st</sup>	-
CMP1M	I	Comparator1 Inverted input pin.	P33	1 <sup>st</sup>	-
<b>USB FS Device</b>					
DP	I/O	USB dev D+ pin.	DP	-	-
DM	I/O	USB dev D- pin.	DM	-	-
PUCTL	O	USB dev pull-up control	PUCTL	-	-
<b>DEBUG Interface</b>					
SWC	I	Serial clock of Serial Wire Debug Port	SWC	-	-
SWD	I/O	Serial I/O data of Serial Wire Debug Port	SWD	-	-

Pin name	I/O	Description	LSI pin name	Pin mode	Logic
<b>Power supply</b>					
V <sub>SS</sub>	-	Negative power supply pin.	V <sub>SS</sub>	-	-
V <sub>DD</sub>	-	Positive power supply pin.	V <sub>DD</sub>	-	-
V <sub>DDL</sub>	-	Positive power supply pin (internally generated) for internal logic. Capacitors C <sub>L</sub> is connected between this pin and V <sub>SS</sub> .	V <sub>DDL</sub>	-	-
V <sub>HF</sub>	-	Positive power supply pin (internally generated) for built-in halver circuit. Capacitor C <sub>VH</sub> is connected between this pin and V <sub>SS</sub> .	V <sub>HF</sub>	-	-
C <sub>H1</sub> – C <sub>H2</sub>	-	Capacitor pins of built-in halver circuit	C <sub>H1</sub> – C <sub>H2</sub>	-	-
<b>LCD driver</b>					
COM0 – COM3	-	Common pins of LCD driver	COM0 – COM3	-	-
COM4 – COM7	-	Common pins of LCD driver	P60-P63	2 <sup>nd</sup>	-
SEG0 – SEG33	-	Segment pins of LCD driver	SEG0 – SEG33	-	-
SEG34 – SEG49	-	Segment pins of LCD driver	P40-P47 P50-P57	5 <sup>th</sup>	-
C <sub>1</sub> – C <sub>2</sub>	-	Capacitor pins of built-in generation bias circuit	C <sub>1</sub> – C <sub>2</sub>	-	-
V <sub>L1</sub> – V <sub>L3</sub>	-	Reference voltage input pins of built-in bias generation circuit	V <sub>L1</sub> – V <sub>L3</sub>	-	-

**■ TERMINATION OF UNUSED PINS**

Table 1 shows methods of terminating the unused pins.

**Table 1 Termination of Unused Pins**

Pin	Recommended pin termination
RESET_N	open
BRMP	Connect a pull-down resistor.
SWC	Connect a pull-up resistor.
SWD	Connect a pull-up resistor.
V <sub>REF</sub>	Connect to V <sub>DD</sub>
P00 to P05	open
P20 to P23	open
P30 to P37	open
P40 to P47	open
P50 to P57	open
P60 to P63	open
COM0 to COM3	open
SEG0 to SEG33	open
DP, DM, PUCTL	open
V <sub>L1</sub> , V <sub>L2</sub> , V <sub>L3</sub>	open
C <sub>1</sub> , C <sub>2</sub>	open

**[Note]**

For unused input ports or unused input/output ports, if the corresponding pins are configured as high-impedance inputs and left open, the supply current may become excessively large. Therefore, it is recommended to configure those pins as either inputs with a pull-down resistor/pull-up resistor or outputs.

■ Electrical Characteristics

● ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	V <sub>DD</sub>	T <sub>a</sub> =25°C	-0.3 to +4.6	V
Power supply voltage 2	V <sub>DDL</sub>	T <sub>a</sub> =25°C	-0.3 to +2.0	V
Power supply voltage 3	V <sub>L1-3</sub>	T <sub>a</sub> =25°C	-0.3 to +6.0	V
Input voltage(P00-P05, P20-P23, P30-P35, SWC, SWD, BRMP, RESET_N, DP, DM)	V <sub>IN</sub>	T <sub>a</sub> =25°C	-0.3 to V <sub>DD</sub> +0.3	V
Input voltage (5 V tolerant) (P36, P37, P40-P47, P50-P57, P60-P63)	V <sub>INT</sub>	T <sub>a</sub> =25°C	-0.3 to +6.0	V
Output voltage 1	V <sub>OUT1</sub>	T <sub>a</sub> =25°C	-0.3 to V <sub>DD</sub> +0.3	V
Output voltage 2 (COM0 to COM7 SEG0 to SEG49)	V <sub>OUT2</sub>	T <sub>a</sub> =25°C	-0.3 to V <sub>L1-3</sub> +0.3	V
Output current 1	I <sub>OUT1</sub>	T <sub>a</sub> =25°C	-12 to +11	mA
Output current 2	I <sub>OUT2</sub>	T <sub>a</sub> =25°C	-12 to +20	mA
Power dissipation	PD	T <sub>a</sub> =25°C	0.9	W
Storage temperature	T <sub>STG</sub>	—	-55 to +150	°C

● RECOMMENDED OPERATING CONDITIONS

(V<sub>SS</sub>=0V)

Parameter	Symbol	Condition	Range	Unit
Operating temperature (Ambience)	T <sub>OP</sub>	–	-40 to +85	°C
Operating voltage	V <sub>DD</sub>	–	1.8 to 3.6	V
Reference voltage	V <sub>REF</sub>	–	1.8 to V <sub>DD</sub>	V
Operating frequency (CPU)	f <sub>OP</sub>	–	LSCLK:32.768k HSCLK:500k to 24M	Hz
Low speed crystal oscillation frequency	f <sub>XTL</sub>	–	32.768k	Hz
Low speed crystal oscillation external capacitor 1	C <sub>DL</sub>	Using VT-200-FL(from SII)	6.8 to 12	pF
	C <sub>GL</sub>		6.8 to 12	
Low speed crystal oscillation external capacitor 2	C <sub>DL</sub>	Using DT-26(from Daishinku)	12 to 16	pF
	C <sub>GL</sub>		12 to 16	
Low speed crystal oscillation external capacitor 3	C <sub>DL</sub>	Using VT-200-F(from SII)	12 to 22	pF
	C <sub>GL</sub>		12 to 22	
V <sub>DDL</sub> external capacitor <sup>*2</sup>	C <sub>L</sub>	ESR $\leq$ 500mΩ	2.2 ± 30%	μF
V <sub>L1,2,3pin</sub> external capacitor	C <sub>a,b,c</sub>	–	1.0 ± 30%	μF
C <sub>1</sub> -C <sub>2</sub> external capacitor	C <sub>12</sub>	–	1.0 ± 30%	μF
C <sub>H1</sub> , C <sub>H2</sub> external capacitor	C <sub>H12</sub>	–	1.0 ± 30%	μF
V <sub>HF</sub> external capacitor	C <sub>HF</sub>	–	1.0 ± 30%	μF

\*1 : Please use this crystal except DEEPHALT mode because this LSI may not be functioning at DEEPHALT mode with the crystal.  
Please evaluate the matching when other crystal oscillator/ceramic oscillator is used.

\*2 : Please evaluate on user's conditions, put on C<sub>L0</sub>( = 0.1μF) if necessary.

● Operating Conditions of Flash Memory

(V <sub>SS</sub> = 0V)				
Parameter	Symbol	Condition	Range	Unit
Operating temperature (Ambience)	T <sub>OP</sub>	Data area : write/erase	-40 to +85	°C
		Program area : write/erase	0 to +40	°C
Operating voltage Write time	V <sub>DD</sub>	Write/erase	1.8 to 3.6	V
	C <sub>EPD</sub>	Data area (1,024B x 2)	10,000	times
	C <sub>EPP</sub>	Program area	100	times
Erase unit	–	Block erase	Program area	8
			Data area	2
		Sector erase	1	KB
Erase time(Maximum)	–	Block erase/Sector erase	100	ms
Write unit	–	–	1 word (4 byte)	–

● AC characteristics (Oscillation, reset)


( $V_{DD}$ =1.8 to 3.6V,  $V_{SS}$ =0V,  $T_a$ =-40 to +85°C, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
Low speed crystal oscillation start time	$T_{XTL}$	—	—	—	2	s	
Low speed built-in RC oscillation frequency <sup>*1*2*3</sup>	$f_{LCR}$	$T_a=25^\circ C$	Typ -1.5%	32.768	Typ +1.5%	kHz	
		$T_a=-40$ to $85^\circ C$	typ-5%	32.768	typ+5%		
High speed build-in RC oscillation frequency <sup>*1*2</sup>	$f_{HCR}$	$T_a=25^\circ C$	typ -1%	16	typ +1%	MHz	1
		$T_a=-40$ to $85^\circ C$	typ -5%	16	typ +5%		
PLL frequency	$f_{PLL}$	$f_{XTL}=32.768\text{kHz}$	typ -0.25%	24	typ +0.25%	MHz	
Low speed crystal oscillation stop detection time	$T_{STOP}$	—	—	600	—	$\mu s$	
Reset pulse width	$P_{RST}$	—	200	—	—	$\mu s$	
Reset noise elimination pulse width	$P_{NRST}$	—	—	—	0.3	$\mu s$	
Power-on reset activation power rise time	$T_{POR}$	—	—	—	10	ms	


\*1 : Mean value of 1024 cycle.

\*2 : Guarantee value at the time of the shipment.

\*3 : Except DeepHALT mode and Ultra-DeepHALT mode.



External reset sequence



Power on reset sequence

● DC Characteristics (IDD)

( $V_{DD}=1.8$  to  $3.6V$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $+85^{\circ}C$ , unless otherwise specified)

Parameter	Symbol	Condition	Rating <sup>1</sup>			Unit	Measuring circuit
			Min.	Typ.	Max.		
Power consumption 1	IDD1	CPU is Stopped Low/High-speed oscillation is stopped	Ta=25°C	—	0.70	2.5	$\mu A$
			Ta=-40 to 85°C	—	—	28	
Power consumption 2	IDD2-1	ULTRA-DEEP-HALT mode <sup>*3*4</sup> (LBTC function) Low-speed crystal oscillating (32.768kHz) High-speed oscillation is stopped. $2.5V \leq V_{DD}$	Ta=25°C	—	0.80	2.5	$\mu A$
			Ta=-40 to 85°C	—	—	20	
	IDD2-2	DEEP-HALT mode <sup>*3*4</sup> (LBTC function) Low-speed crystal oscillating (32.768kHz) High-speed oscillation is stopped.	Ta=25°C	—	1.30.	3.0	$\mu A$
Power consumption 3	IDD3	HALT mode <sup>*3*4</sup> (LTBC function) Low-speed crystal oscillating (32.768kHz) High speed oscillation is stopped.	Ta=25°C	—	2.2	5.0	$\mu A$
			Ta=-40 to 85°C	—	—	32	
	IDD4	CPU Low-speed <sup>*2*4</sup> Low-speed crystal oscillating High speed oscillation is stopped.	Ta=25°C	—	9.0	14	$\mu A$
Power consumption 5	IDD5	CPU High-speed(16MHz) <sup>*2*4</sup> High-speed Built-in RC oscillating	Ta=25°C	—	3.8	5.0	$mA$
			Ta=-40 to 85°C	—	—	5.5	
	IDD5	CPU High-speed(24MHz) <sup>*2*4</sup> High-speed PLL oscillating	Ta=25°C	—	6.0	7.0	$mA$
			Ta=-40 to 85°C	—	—	7.5	

<sup>1</sup> : typ.rating is  $V_{DD}=3.0V$

<sup>2</sup> : at CPU activity rate =100% (No HALT state)

<sup>3</sup> : using 32.768KHz crystal oscillator VT-200-FL (from SII)( $C_{GL}/C_{DL}=12pF$ )

using 32.768KHz crystal oscillator DT-26(from Daishinku)( $C_{GL}/C_{DL}=12pF$ )

<sup>4</sup> : CLKCON valid bits are "0", RSTCON valid bits are "1"

1

## ● DC Characteristics (VLS)

(V<sub>DD</sub>=1.8 to 3.6V, V<sub>SS</sub>=0V, Ta=-40 to +85°C, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
VLS judge voltage (V <sub>DD</sub> =fall)	V <sub>VLS</sub>	VLSLV[5:0] = 00H <sup>*1</sup>		1.200			
		VLSLV[5:0] = 01H <sup>*1</sup>		1.225			
		VLSLV[5:0] = 02H <sup>*1</sup>		1.250			
		VLSLV[5:0] = 03H <sup>*1</sup>		1.275			
		VLSLV[5:0] = 04H <sup>*1</sup>		1.300			
		VLSLV[5:0] = 05H <sup>*1</sup>		1.325			
		VLSLV[5:0] = 06H <sup>*1</sup>		1.350			
		VLSLV[5:0] = 07H <sup>*1</sup>		1.375			
		VLSLV[5:0] = 08H <sup>*1</sup>		1.400			
		VLSLV[5:0] = 09H <sup>*1</sup>		1.425			
		VLSLV[5:0] = 0AH <sup>*1</sup>		1.450			
		VLSLV[5:0] = 0BH <sup>*1</sup>		1.475			
		VLSLV[5:0] = 0CH <sup>*1</sup>		1.500			
		VLSLV[5:0] = 0DH <sup>*1</sup>		1.525			
		VLSLV[5:0] = 0EH <sup>*1</sup>		1.550			
		VLSLV[5:0] = 0FH <sup>*1</sup>		1.575			
		VLSLV[5:0] = 10H <sup>*1</sup>		1.600			
		VLSLV[5:0] = 11H <sup>*1</sup>		1.625			
		VLSLV[5:0] = 12H <sup>*1</sup>		1.650			
		VLSLV[5:0] = 13H <sup>*1</sup>		1.675			
		VLSLV[5:0] = 14H <sup>*1</sup>		1.700			
		VLSLV[5:0] = 15H <sup>*1</sup>		1.725			
		VLSLV[5:0] = 16H <sup>*1</sup>		1.750			
		VLSLV[5:0] = 17H <sup>*1</sup>		1.775			
		VLSLV[5:0] = 18H		1.800			
		VLSLV[5:0] = 19H		1.825			
		VLSLV[5:0] = 1AH		1.850			
		VLSLV[5:0] = 1BH		1.875			
		VLSLV[5:0] = 1CH		1.900			
		VLSLV[5:0] = 1DH		1.925			
		VLSLV[5:0] = 1EH		1.950			
		VLSLV[5:0] = 1FH		1.975			
		VLSLV[5:0] = 20H		2.000			
		VLSLV[5:0] = 21H		2.050			
		VLSLV[5:0] = 22H		2.100			
		VLSLV[5:0] = 23H		2.150			
		VLSLV[5:0] = 24H		2.200			
		VLSLV[5:0] = 25H		2.250			
		VLSLV[5:0] = 26H		2.300			
		VLSLV[5:0] = 27H		2.350			
		VLSLV[5:0] = 28H		2.400			
		VLSLV[5:0] = 29H		2.450			
		VLSLV[5:0] = 2AH		2.500			
		VLSLV[5:0] = 2BH		2.550			
		VLSLV[5:0] = 2CH		2.600			

		VLSLV[5:0] = 2DH	Typ. -3%	2.650	Typ. +3%	V	1
		VLSLV[5:0] = 2EH		2.700			
		VLSLV[5:0] = 2FH		2.750			
		VLSLV[5:0] = 30H		2.800			
		VLSLV[5:0] = 31H		2.850			
		VLSLV[5:0] = 32H		2.900			
		VLSLV[5:0] = 33H		2.950			
		VLSLV[5:0] = 34H		3.000			
		VLSLV[5:0] = 35H		3.050			
		VLSLV[5:0] = 36H		3.100			
		VLSLV[5:0] = 37H		3.150			
		VLSLV[5:0] = 38H		3.200			
		VLSLV[5:0] = 39H		3.250			
		VLSLV[5:0] = 3AH		3.300			
		VLSLV[5:0] = 3BH		3.350			
		VLSLV[5:0] = 3CH		3.400			
		VLSLV[5:0] = 3DH		3.450			
		VLSLV[5:0] = 3EH		3.500			
		VLSLV[5:0] = 3FH		3.550			
V <sub>VLS</sub> Hysteresis width (V <sub>DD</sub> =rise)	H <sub>VLS</sub>	–	V <sub>VLS</sub> x 1.0%	V <sub>VLS</sub> x 2.7%	V <sub>VLS</sub> x 4.5%	V	1

VLSLV[3:0] are bits of the VLSCON register to change detection voltage level.

\*<sup>1</sup>: Setable only at the time of select to V<sub>VLSP</sub> pin.

### ● DC characteristics (LLD)

(V<sub>DD</sub>=1.8 to 3.6V, V<sub>SS</sub>=0V, Ta=-40 to +85°C, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
LLD judge Voltage	VLLR	–	1.60	1.80	2.00	V	1

### ● DC/AC characteristics (Analog comparator)

(V<sub>DD</sub>=1.8 to 3.6V, V<sub>SS</sub>=0V, Ta=-40 to +85°C, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
Common Input voltage range	V <sub>CMPIN</sub>	–	0.2	–	V <sub>DD</sub> -0.2	V	1
Input offset voltage	V <sub>CMPOF</sub>	–	-30	–	30	mV	
Comparator judge time	T <sub>CMP</sub>	CMPP- CMPM =40mV	–	–	2	μs	

## ● DC characteristics (LCD Driver)

(V<sub>DD</sub>=1.8 to 3.6V, V<sub>SS</sub>=0V, Ta=-40 to +85°C, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
V <sub>L1</sub> voltage	V <sub>L1</sub>	V <sub>DD</sub> = 3.0V, T <sub>j</sub> = 25°C	LCN[4:0] = 00H* <sup>2</sup>	0.89	0.94	0.99	V
			LCN[4:0] = 01H* <sup>2</sup>	0.91	0.96	1.01	
			LCN[4:0] = 02H* <sup>2</sup>	0.93	0.98	1.03	
			LCN[4:0] = 03H* <sup>2</sup>	0.95	1.00	1.05	
			LCN[4:0] = 04H* <sup>2</sup>	0.97	1.02	1.07	
			LCN[4:0] = 05H* <sup>2</sup>	0.99	1.04	1.09	
			LCN[4:0] = 06H* <sup>2</sup>	1.01	1.06	1.11	
			LCN[4:0] = 07H* <sup>2</sup>	1.03	1.08	1.13	
			LCN[4:0] = 08H* <sup>2</sup>	1.05	1.10	1.15	
			LCN[4:0] = 09H* <sup>2</sup>	1.07	1.12	1.17	
			LCN[4:0] = 0AH* <sup>2</sup>	1.09	1.14	1.19	
			LCN[4:0] = 0BH* <sup>2</sup>	1.11	1.16	1.21	
			LCN[4:0] = 0CH* <sup>2</sup>	1.13	1.18	1.23	
			LCN[4:0] = 0DH* <sup>2</sup>	1.15	1.20	1.25	
			LCN[4:0] = 0EH* <sup>2</sup>	1.17	1.22	1.27	
			LCN[4:0] = 0FH* <sup>2</sup>	1.19	1.24	1.29	
			LCN[4:0] = 10H	1.21	1.26	1.31	
			LCN[4:0] = 11H	1.23	1.28	1.33	
			LCN[4:0] = 12H	1.25	1.30	1.35	
			LCN[4:0] = 13H	1.27	1.32	1.37	
			LCN[4:0] = 14H	1.29	1.34	1.39	
			LCN[4:0] = 15H	1.31	1.36	1.41	
			LCN[4:0] = 16H	1.33	1.38	1.43	
			LCN[4:0] = 17H	1.35	1.40	1.45	
			LCN[4:0] = 18H	1.37	1.42	1.47	
			LCN[4:0] = 19H	1.39	1.44	1.49	
			LCN[4:0] = 1AH	1.41	1.46	1.51	
			LCN[4:0] = 1BH	1.43	1.48	1.53	
			LCN[4:0] = 1CH	1.45	1.50	1.55	
			LCN[4:0] = 1DH	1.47	1.52	1.57	
			LCN[4:0] = 1EH	1.49	1.54	1.59	
			LCN[4:0] = 1FH	1.51	1.56	1.61	
V <sub>L1</sub> temperature deviation* <sup>1</sup>	ΔV <sub>L1</sub>	V <sub>DD</sub> = 3.0V		–	-0.06	–	%/°C
V <sub>L1</sub> voltage dependency* <sup>1</sup>	ΔV <sub>L1</sub>	V <sub>DD</sub> = 1.8 to 3.6V		–	5	20	mV/V
V <sub>L2</sub> voltage	V <sub>L2</sub>	V <sub>DD</sub> = 3.0V, T <sub>j</sub> = 25°C 1MΩ load (V <sub>L3</sub> –V <sub>SS</sub> )	Typ. -10%	V <sub>L1</sub> ×2	Typ. +4%	V	
V <sub>L3</sub> voltage	V <sub>L3</sub>			V <sub>L1</sub> ×3			
LCD bias voltage generation time	T <sub>BIAS</sub>	–		–	–	600	ms

\*<sup>1</sup>: V<sub>L1</sub> can not exceed V<sub>DD</sub> level. The maximum V<sub>L1</sub> becomes V<sub>DD</sub> level when the V<sub>L1</sub> calculated by the temperature deviation and voltage dependency is going to exceed the V<sub>DD</sub> level.

\*<sup>2</sup>: 1/3 bias only.

● DC characteristics (VOHL, IOHL)

( $V_{DD}=1.8$  to  $3.6V$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $+85^{\circ}C$ , unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
Output voltage 1 ( P00-P05, P20-P23, P30-P37, P40-P47, P50-P57,, P60-P63, SWD,PUCTL )	VOH1	IOH=-1.0mA	$V_{DD}$ -0.5	—	—	V	2
	VOL1	IOL=+0.5mA	—	—	0.4		
Output voltage 2 ( P34, P35, P40, P41 ) (LED mode is selected)	VOL2	$2.7V \leq V_{DD} \leq 3.6V$ IOL=+5.0mA	—	—	0.6	V	2
		IOL=+2.0mA	—	—	0.4		
Output voltage 3 (P30, P31, P34, P35, P40, P41, P44, P45, P50, P51, P54, P55 ) (I <sup>2</sup> C mode is selected)	VOL3	IOL3= +3mA (I <sup>2</sup> Cspec) ( $V_{DD} \geq 2V$ )	—	—	0.4		
Output voltage 4 ( P30, P31, P34, P35, P40, P41, P44, P45, P50, P51, P54, P55 ) (I <sup>2</sup> C mode is selected)	VOL4	IOL4= +2mA(I <sup>2</sup> Cspec) ( $V_{DD} < 2V$ )	—	—	$V_{DD} \times 0.2$		
Output voltage 5 (COM0~7) (SEG00~49) (LCD mode is selected)	VOH5	1/3bias, IOH5=-0.02mA, VL1=1.2V	$V_{L3}$ -0.2	—	—	V	2
	VOM5	1/3bias, IOM5=+0.02mA, VL1=1.2V	—	—	$V_{L2}$ +0.2		
	VOM5S	1/3bias, IOM5S=-0.02mA, VL1=1.2V	$V_{L2}$ -0.2	—	—		
	VOML5	1/3bias, IOML5=+0.02mA, VL1=1.2V	—	—	$V_{L1}$ +0.2		
	VOML5S	1/3bias, IOML5S=-0.02mA, VL1=1.2V	$V_{L1}$ -0.2	—	—		
	VOL5	1/3bias, IOL5=+0.02mA, VL1=1.2V	—	—	0.2		
Output voltage 5 (COM0~7) (SEG00~49) (LCD mode is selected)	VOH5	1/2bias, IOH5=-0.01mA, VL1=1.4V	$V_{L3}$ -0.3	—	—	V	2
	VOM5	1/2bias, IOM5=+0.01mA, VL1=1.4V	—	—	$V_{L2}$ +0.3		
	VOM5S	1/2bias, IOM5S=-0.01mA, VL1=1.4V	$V_{L2}$ -0.3	—	—		
	VOML5	1/2bias, IOML5=+0.01mA, VL1=1.4V	—	—	$V_{L1}$ +0.3		
	VOML5S	1/2bias, IOML5S=-0.01mA, VL1=1.4V	$V_{L1}$ -0.3	—	—		
	VOL5	1/2bias, IOL5=+0.01mA, VL1=1.4V	—	—	0.3		

Output leak 1 ( P00-P05, P20-P23, P30-P37, P40-P47, P50-P57, P60-P63, SWD,PUCtl )	IOOH1	VOH=V <sub>DD</sub> (at high impedance)	-	-	+1	μA	3
	IOOL1	VOL=V <sub>SS</sub> (at high impedance)	-1	-	-		

● DC characteristics (IIHL)

( $V_{DD}=1.8$  to  $3.6V$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $+85^{\circ}C$ , unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
Input current 1 (RESET_N)	IIH1	$VIH1=V_{DD}$	—	—	1	$\mu A$	4
	IIL1	$VIL1=V_{SS}$	-900	-300	-20		
Input current 3 (P00-P05, P20-P23, P30-P37, P40-P47, P50-P57, P60-P63, SWC, SWD, BRMP)	IIH3	$VIH3=V_{DD}$ (at pull down)	1	15	200	$\mu A$	4
	IIL3	$VIL3=V_{SS}$ (at pull up)	-200	-15	-1		
	IIH3Z	$VIH3=V_{DD}$ (at high impedance)	—	—	1		
	IIL3Z	$VIL3=V_{SS}$ (at high impedance)	-1	—	—		
Input current 4 (P36, P37, P40-P47, P50-P57, P60-P63)	IIH4Z	$VIH4=5.0V$ (at high impedance)	—	—	1		

\*<sup>1</sup> : typ.rating is  $V_{DD}=3.0V$ ,  $T_a=25^{\circ}C$

● DC characteristics (VIHL)

( $V_{DD}=1.8$  to  $3.6V$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $+85^{\circ}C$ , unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
Input voltage 1 (RESET_N, SWD, SWC, BRMP, P00-P05, P20-P23, P30-P37, P40-P47, P50-P57, P60-P63 )	VIH1	—	0.7 $\times V_{DD}$	—	$V_{DD}$	V	5
	VIL1	—	0	—	0.3 $\times V_{DD}$		
Input terminal capacitance (RESET_N, SWD, SWC, BRMP, P00-P05, P20-P23, P30-P37, P40-P47, P50-P57, P60-P63 )	CIN	$f=10kHz$ $V_{rms}=50mV$ $T_a=25^{\circ}C$	—	—	10	pF	—


● DC characteristics (USB)

( $V_{DD}=3.0$  to  $3.6V$ ,  $V_{SS}=0V$ ,  $T_a=-40$  to  $+85^{\circ}C$ , unless otherwise specified)


Parameter	Symbol	Condition	Rating <sup>*1</sup>			Unit	Measuring circuit
			Min.	Typ.	Max.		
Differential input sensitivity	$V_{DI}$	Absolute value of the difference between the DP and DM pins	0.2	-	-	V	
Differential common mode range	$V_{CM}$	Includes VDI range	0.8	-	2.5	V	
Single end input threshold voltage	$V_{SE}$	-	0.8	-	2.0	V	
High level output voltage	$V_{OH}$	15k W RL is connected to GND	2.8	-	-	V	
Low level output voltage	$V_{OL}$	1.5k W RL to 3.6 V	-	-	0.3	V	
Hi-Z state input/output leakage current	$I_{LO}$	$0 V < V_{IN} < 3.3 V$	-10		10	uA	
Driver output resistance	$Z_{DRV}$	Steady state	28		44	$\Omega$	

## ● MEASURING CIRCUITS

### MEASURING CIRCUIT1



### MEASURING CIRCUIT 2



(\*1) Input logic circuit to determine the specified measuring conditions.

(\*2) Measured at the specified output pins.