



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



- Internal RAM
 - Working RAM for CPU : 16 Kbytes

- Internal Flash ROM
 - 128 Kbyte Flash ROM
 - Program ROM : 64 Kbytes
 - This program ROM includes drivers for fingerprint authentication and peripherals.
 - Erase/rewrite times : 100 max.
 - Data ROM for storing fingerprint data : 64 Kbytes
 - Erase/rewrite times : 10,000 max. (when enrolling one fingerprint data)

- External memory controller
 - ROM/Flash
 - 1 bank x 4 Mbytes
 - Supports 16-bit devices
 - Bootable from external ROM/Flash
 - This function can not be used during security function being activated.
 - SRAM
 - 1 bank x 4 Mbytes
 - Supports 16-bit devices
 - External I/O
 - 2-bank x 4 Mbytes
 - Supports 8-bit/16-bit devices
 - Enable to set address setup, RW/WE pulse, and data off timing in system clock cycle unit
 - Supports an access wait function by wait signal

- Interrupt control
 - FIQ: 1 interrupt source
 - IRQ: 22 interrupt sources
 - 7 priority levels can be set for each source.

- DMA controller (DMAC)
 - 2 channels
 - Enable to allocate multiple DMA transfer request sources for each channel.
 - Channel priority: fixed mode/round robin mode
 - DMA transfer mode: cycle steal mode/burst mode
 - DMA request type: software requests/hardware requests
 - Maximum transfer count : 65,536
 - Data transfer size: 8 bits/16 bits/32 bits
 - Transfer request source: CPU, SPI, Synchronous SIO, Smartcard IF

- GPIO
 - 13 bits × 1 channel, 14 bits × 1 channel, and 16 bits × 1 channel
 - Enable to setting input mode or output mode for each bit
 - Enable to setting as interruption source for each bit
 - Interruption mode: level/edge and positive logic/negative logic
- System timer
 - 16-bit auto reload timer × 1 channel
- Flexible timer (FTM)
 - 16-bit timer × 3 channels
 - Operating mode
 - Auto reload timer (ART) /Compare Out (CMO) /pulse width modulation (PWM) /capture (CAP) mode.
- Watch dog timer (WDT)
 - 16-bits timer
 - 8.389 seconds max. (when CPU operating frequency is 32 MHz)
 - Enables generation of interrupt or reset by setting
- SIO (UART)
 - Full-duplex asynchronous mode
 - Built-in baud rate generator
- SPI
 - 2 channels of full-duplex serial peripheral interfaces
 - Operating mode: master mode/slave mode
 - Data transfer size: 8 bits (byte) / 16 bits (word)
 - Built-in 16-byte/16-word FIFO on the transmission side and the reception side
 - Supports DMA transfer (master/slave mode)
- Synchronous SIO (SSIO)
 - 8-bit clock synchronous serial port × 1 channel
 - Selectable clock polarity
 - Selectable LSB first or MSB first
 - Operation mode: master mode/slave mode
 - Supports DMAC transfer (in master mode only)
- Smart Card interface (Smartcard IF)
 - ISO UART × 1 channel
 - Built-in 16-byte FIFO
 - Built-in parity error counter in receive mode and transmit mode at automatic retransmission
 - Supports asynchronous protocol of T = 0 and T = 1 according to ISO7816 and EMV
 - Built-in error detection code generation and error detection functions by hardware
 - Supports DMA transfer
- USB2.0 full-speed device
 - Compliant with Universal Serial Bus (USB) 2.0
 - Full speed (12 Mbps) × 1 port.
 - End points: 5 or 6
 - Supports all data transfer types (control transfer, bulk transfer, interrupt transfer, isochronous transfer).
 - Built-in SOF generation and CRC5/16 generation functions
 - Access size to data transfer FIFOs: 8 bits/16 bits/32 bits

- Random number generator (RANDOM)
 - Generates 8-bit random numbers

- Clock
 - Input clock: 12 MHz (oscillator connected)
 - System clock (CPU operating clock): 32 MHz
 - System clock is generated by PLL using 12MHz clock.
 - Output clock: 6/12 MHz for fingerprint sensor

- Power management
 - Power saving mode
 - Individual module clock stop mode:
 - Clock operation/stop can be set for each functional block.
 - Sensor interrupt wait mode:
 - Start /stop of finger sensor clock output and internal PLL are selectable.
 - STOP mode:
 - Start /stop of internal PLL and OSC oscillator circuit are selectable.

- Package
 - 144-pin LFBGA (P-LFBGA144-1111-0.80)

BLOCK DIAGRAM

Figure 1 shows a block diagram of this LSI.




Figure 1 Block Diagram

PINS

Pin Layout

TEST0	GNDIO	PB07	PB05	PB03T	VDDIO	PB00X	VDD CORE	XD08	XD07	XD06	TEST1	TESTF	13
XBNS0	XBSN1	PB06	GND CORE	XD15	XD14	GNDIO	XD10	XD09	GND CORE	PC13	PC12	PC11	12
VDDIO	XIO1 CSN	PB08	VDD CORE	PB04	PB02	XD13	XD12	VDDIO	PC14	PC10	PC08	XD05	11
PB09	PB10	XIO0 CSN	XWAIT0N	XWAIT1N	JTAGE	PB01	XD11	PC15	GNDIO	PC09	XD03	XD04	10
XREN	XROM CSN	XWEN	GNDIO	P-LFBGA-144-1111-0.80 (Bottom View)					XD01	VDDIO	XD00	XD02	9
XRAMCSN	PB11	GND CORE	PB12						TEST2	PC06	PC07	GNDIO	8
VDDIO	XA01	VDD CORE	XA00						PC04	VDDIO	PC05	PC03	7
XA04	GNDIO	XA02	XA03						PC02	TEST3	PC01	PC00	6
VDDIO	XA05	XA08	XA06						PA13	GND CORE	GNDIO	PA12	5
XA09	XA07	XA11	XA16	PA01	XA21	PA05	PA06	XI	N.C.	VDDIO	VDD CORE	DM	4
XA12	XA10	GNDIO	XA18	XA19	N.C.	PA04	BOOTP	PLL VDD	PA08	VDD CORE	N.C.	DP	3
XA13	XA14	VDD CORE	PA00	VDDIO	XA20	N.C.	PA07	XO	PLL GND	GND CORE	GNDIO	PUCTL	2
VDDIO	GND CORE	XA15	XA17	GNDIO	PA02	PA03	GNDIO	VDDIO	RESET N	PA09	PA10	PA11	1
N	M	L	K	J	H	G	F	E	D	C	B	A	

Pin List

Pin No.	Pin name	I/O	Polarity (*2)	Description		Schmitt	PU/PD (*1)	Drive capability	5V Tolerant	Initial direction	Initial value
				Primary function	Secondary function						
Clock											
E4	XI	—	—	Oscillation pin	—	—	—	—	—	I	—
E2	XO	—	—	Oscillation pin	—	—	—	—	—	O	—
Reset											
D1	RESETN	I	N	System reset input	—	S	PU	4mA	—	I	—
JTAG											
H10	JTAGE	I	P	JTAG enable	—	S	PD	4mA	—	I	—
GPIO											
D5	PA13	I/O	P	General-purpose port A13	External interrupt input (Interrupt No. 30)	S	PD	4mA	—	I	—
A5	PA12	I/O	P	General-purpose port A12	Clock output (for sensor)	—	PD	4mA	—	I	—
A1	PA11	I	P	General-purpose port A11	External interrupt input (USB VBUS interrupt)	S	—	—	○	I	—
B1	PA10	I/O	P	General-purpose port A10	External interrupt input (Interrupt No. 28)	S	PD	4mA	—	I	—
C1	PA09	I/O	P	General-purpose port A9	External interrupt input (Interrupt No. 26)	S	PD	4mA	—	I	—
D3	PA08	I/O	P	General-purpose port A8	External FIQ interrupt input	S	PD	4mA	—	I	—
F2	PA07	I/O	P	General-purpose port A7	—	—	PD	4mA	—	I	—
F4	PA06	I/O	P	General-purpose port A6	Smartcard IF clock	—	PD	4mA	—	I	—
G4	PA05	I/O	P	General-purpose port A5	Smartcard IF reset	—	PD	4mA	—	I	—
G3	PA04	I/O	P	General-purpose port A4	Smartcard IF serial data	—	PD	4mA	—	I	—
G1	PA03	I/O	P	General-purpose port A3	Smartcard IF power control	—	PD	4mA	—	I	—
H1	PA02	I/O	P	General-purpose port A2	Smartcard IF voltage control 1	—	PD	4mA	—	I	—
J4	PA01	I/O	P	General-purpose port A1	Smartcard IF voltage control 0	—	PD	4mA	—	I	—
K2	PA00	I/O	P	General-purpose port A0	Smartcard IF card detection	—	PD	4mA	—	I	—
K8	PB12	I/O	P	General-purpose port B12	SIO receive data input	—	PD	4mA	—	I	—
M8	PB11	I/O	P	General-purpose port B11	SIO transmit data output	—	PD	4mA	—	I	—
M10	PB10	I/O	P	General-purpose port B10	FTM2 FTMIN[2]/FTMOUT[2] INOUT	—	PD	4mA	—	I	—
N10	PB09	I/O	P	General-purpose port B09	FTM1 FTMCLK[1] IN/FTMIN[1]/FTMOUT[1] INOUT	—	PD	4mA	—	I	—
L11	PB08	I/O	P	General-purpose port B08	FTM0 FTMCLK[0] IN/FTMIN[0]/FTMOUT[0] INOUT	—	PD	4mA	—	I	—
L13	PB07	I/O	P	General-purpose port B07	JTAG clock	S	PD	4mA	—	I	—

Pin No.	Pin name	I/O	Polarity (*2)	Description		Schmitt	PU/PD (*1)	Drive capability	5V Tolerant	Initial direction	Initial value
				Primary function	Secondary function						
L12	PB06	I/O	P	General-purpose port B06	JTAG mode setting	S	PD	4mA	—	I	—
K13	PB05	I/O	P	General-purpose port B05	JTAG data input	S	PD	4mA	—	I	—
J11	PB04	I/O	P	General-purpose port B04	JTAG data output	—	PD	4mA	—	I	—
J13	PB03	I/O	P	General-purpose port B03	JTAG reset	S	PD	4mA	—	I	—
H11	PB02	I/O	P	General-purpose port B02	SSIO communication clock input/output	S	PD	4mA	—	I	—
G10	PB01	I/O	P	General-purpose port B01	SSIO receive data input	—	PD	4mA	—	I	—
G13	PB00	I/O	P	General-purpose port B00	SSIO transmit data output	—	PD	4mA	—	I	—
E10	PC15	I/O	P	General-purpose port C15	—	—	—	4mA	—	I	—
D11	PC14	I/O	P	General-purpose port C14	—	—	—	4mA	—	I	—
C12	PC13	I/O	P	General-purpose port C13	—	—	—	4mA	—	I	—
B12	PC12	I/O	P	General-purpose port C12	—	—	—	4mA	—	I	—
A12	PC11	I/O	P	General-purpose port C11	—	—	PD	4mA	—	I	—
C11	PC10	I/O	P	General-purpose port C10	—	—	PD	4mA	—	I	—
C10	PC09	I/O	P	General-purpose port C9	—	—	PD	4mA	—	I	—
B11	PC08	I/O	P	General-purpose port C8	—	—	PD	4mA	—	I	—
B8	PC07	I/O	P	General-purpose port C7	SPI ch1 transmit/receive clock	S	PD	4mA	—	I	—
C8	PC06	I/O	P	General-purpose port C6	SPI ch1 slave select	S	PD	4mA	—	I	—
B7	PC05	I/O	P	General-purpose port C5	SPI ch1 master input/slave output	—	PD	4mA	—	I	—
D7	PC04	I/O	P	General-purpose port C4	SPI ch1 master output/slave input	—	PD	4mA	—	I	—
A7	PC03	I/O	P	General-purpose port C3	SPI ch0 transmit/receive clock	S	PD	4mA	—	I	—
D6	PC02	I/O	P	General-purpose port C2	SPI ch0 slave select	S	PD	4mA	—	I	—
B6	PC01	I/O	P	General-purpose port C1	SPI ch0 master input/slave output	—	PD	4mA	—	I	—
A6	PC00	I/O	P	General-purpose port C0	SPI ch0 master output/slave input	—	PD	4mA	—	I	—
USB FS Device											
A4	DM	I/O	P	USB dev D-	—	—	—	—	—	—	—
A3	DP	I/O	P	USB dev D+	—	—	—	—	—	—	—
A2	PUCTL	O	P	USB dev pull-up control	—	—	—	4mA	—	—	—
External Memory Bus											
H4	XA21	O	P	External bus address signal	—	—	—	4mA	—	O	—
H2	XA20	O	P	External bus address signal	—	—	—	4mA	—	O	—
J3	XA19	O	P	External bus address signal	—	—	—	4mA	—	O	—
K3	XA18	O	P	External bus address signal	—	—	—	4mA	—	O	—
K1	XA17	O	P	External bus address signal	—	—	—	4mA	—	O	—
K4	XA16	O	P	External bus address signal	—	—	—	4mA	—	O	—
L1	XA15	O	P	External bus address signal	—	—	—	4mA	—	O	—
M2	XA14	O	P	External bus address signal	—	—	—	4mA	—	O	—
N2	XA13	O	P	External bus address signal	—	—	—	4mA	—	O	—

Pin No.	Pin name	I/O	Polarity (*2)	Description		Schmitt	PU/PD (*1)	Drive capability	5V Tolerant	Initial direction	Initial value
				Primary function	Secondary function						
N3	XA12	O	P	External bus address signal	—	—	—	4mA	—	O	0
L4	XA11	O	P	External bus address signal	—	—	—	4mA	—	O	0
M3	XA10	O	P	External bus address signal	—	—	—	4mA	—	O	0
N4	XA09	O	P	External bus address signal	—	—	—	4mA	—	O	0
L5	XA08	O	P	External bus address signal	—	—	—	4mA	—	O	0
M4	XA07	O	P	External bus address signal	—	—	—	4mA	—	O	0
K5	XA06	O	P	External bus address signal	—	—	—	4mA	—	O	0
M5	XA05	O	P	External bus address signal	—	—	—	4mA	—	O	0
N6	XA04	O	P	External bus address signal	—	—	—	4mA	—	O	0
K6	XA03	O	P	External bus address signal	—	—	—	4mA	—	O	0
L6	XA02	O	P	External bus address signal	—	—	—	4mA	—	O	0
M7	XA01	O	P	External bus address signal	—	—	—	4mA	—	O	0
K7	XA00	O	P	External bus address signal	—	—	—	4mA	—	O	0
J12	XD15	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
H12	XD14	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
G11	XD13	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
F11	XD12	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
F10	XD11	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
F12	XD10	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
E12	XD09	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
E13	XD08	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
D13	XD07	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
C13	XD06	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
A11	XD05	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
A10	XD04	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
B10	XD03	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
A9	XD02	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
D9	XD01	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
B9	XD00	I/O	P	External bus data signal	—	S	PU	4mA	—	I	—
M9	XROMCSN	O	N	External ROM chip select	—	—	—	4mA	—	O	1
N8	XRAMCSN	O	N	External RAM chip select	—	—	—	4mA	—	O	1
L10	XIO0CSN	O	N	External IO0 chip select	—	—	—	4mA	—	O	1
M11	XIO1CSN	O	N	External IO1 chip select	—	—	—	4mA	—	O	1
N9	XREN	O	N	External memory read enable	—	—	—	4mA	—	O	1
L9	XWEN	O	N	External memory write enable	—	—	—	4mA	—	O	1
M12	XBSN1	O	N	External memory byte select	—	—	—	4mA	—	O	1
N12	XBSN0	O	N	External memory byte select	—	—	—	4mA	—	O	1
K10	XWAIT0N	I	N	External IO0 access wait	—	S	PU	4mA	—	I	—
J10	XWAIT1N	I	N	External IO1 access wait	—	S	PU	4mA	—	I	—

Pin No.	Pin name	I/O	Polarity (*2)	Description		Schmitt	PU/PD (*1)	Drive capability	5V Tolerant	Initial direction	Initial value
				Primary function	Secondary function						
For System											
F3	BOOTP	I	P	Boot device select 1	—	S	PU	4mA	—	I	—
For Testing											
A13	TESTF	I	P	Test pin	—	—	—	—	—	I	—
N13	TEST0	I	P	Test mode select signal 0	—	S	PD	4mA	—	I	—
B13	TEST1	I	P	Test mode select signal 1	—	S	PD	4mA	—	I	—
D8	TEST2	I	P	Test mode select signal 2	—	S	PD	4mA	—	I	—
C6	TEST3	I	P	Test mode select signal 3	—	S	PD	4mA	—	I	—

*1: PU/PD column:

PU: Pulled up with a built-in resistor

PD: Pulled down with a built-in resistor

*2: Polarity column:

P: Positive

N: Negative

Other Pins (Power supply pins, Unused pins)

Pin name	Description	Pin No.	Pin count
VDDCORE	Core power supply	C3, L2, L7, K11, F13, B4	6
GNDCORE	Core GND	C2, M1, L8, K12, D12, C5	6
VDDIO	IO power supply	E1, J2, N1, N5, N7, N11, H13, E11, C9, C7, C4	11
GNDIO	IO GND	F1, J1, L3, M6, K9, M13, G12, D10, A8, B5, B2	11
PLLVDD	PLL power supply	E3	1
PLLGND	PLL GND	D2	1
N.C.	Unused pin	G2, H3, B3, D4	4

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit	
Digital power supply voltage CORE (2.5V)	V_{DD_CORE}	—	-0.3 to +3.6	V	
Digital power supply voltage I/O (3.3V)	V_{DD_IO}		-0.3 to +4.6		
Input voltage (normal buffer)	V_I		-0.3 to $V_{DD_IO}+0.3$		
Input voltage (5 V tolerant)			$V_{DD_IO} = 3.0 \text{ V to } 3.6 \text{ V}$		-0.3 to 6.0
			$V_{DD_IO} < 3.0 \text{ V}$		-0.3 to $V_{DD_IO}+0.3$
Output voltage (normal buffer)	V_O		-0.3 to $V_{DD_IO}+0.3$		
Output voltage (5 V tolerant)		$V_{DD_IO} = 3.0 \text{ V to } 3.6 \text{ V}$	-0.3 to 6.0		
		$V_{DD_IO} < 3.0 \text{ V}$	-0.3 to $V_{DD_IO}+0.3$		
PLL power supply voltage (PLL)	V_{DD_PLL}	—	-0.3 to +3.6	mA	
Input allowable current	I_I		-10 to +10		
“H” output allowable current	I_{OH}		+14		
“L” output allowable current	I_{OL}		-14		
Power dissipation	P_D	$T_a = 85^\circ\text{C}$ (per package)	600	mW	
Storage temperature	T_{STG}	—	-50 to 150	$^\circ\text{C}$	

Guaranteed Operating Ranges

(GND = 0 V)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Digital power supply voltage (CORE) (*1)	V_{DD_CORE}	—	2.25	2.5	2.75	V
Digital power supply voltage (I/O)	V_{DD_IO}		3.0	3.3	3.6	
PLL power supply voltage (PLL) (*1)	V_{DD_PLL}		2.25	2.5	2.75	
CPU operating frequency	f_{OSC}	—	—	32	—	MHz
Ambient temperature	T_a	Other than below	-40	25	85	$^\circ\text{C}$
	$T_{a_flwrite}$	- When enrolling fingerprints - When rewriting Flash memory	-40	25	70	$^\circ\text{C}$

* 1: Please supply from same power source to both V_{DD_CORE} pins and V_{DD_PLL} pin.

– Internal Flash ROM

(V_{DD_CORE} = 2.25 to 2.75 V, V_{DD_IO} = 3.0 to 3.6 V, T_a = -40 to +85°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Guaranteed ambient temperature for write operations	T _{a_flwrite}	—	-40	25	70	°C
Guaranteed ambient temperature for read operations	T _{a_flread}	—	-40	25	85	
Flash write count	C _{WR_CODE}	Program code rewrite T _{a_flwrite} = -40 to +70°C	—	—	100	—
	C _{WR_DATA01}	Fingerprint template data rewrite (for 1-finger enrollment) T _{a_flwrite} = -40 to +70°C	—	—	10,000	—
	C _{WR_DATA15}	Fingerprint template data rewrite (for 15-finger enrollment) T _{a_flwrite} = -40 to +70°C	—	—	1,000	—

DC Characteristics

– DC characteristics (Core/IO)

($V_{DD_CORE} = 2.25$ to 2.75 V, $V_{DD_IO} = 3.0$ to 3.6 V, $T_a = -40$ to $+85^\circ\text{C}$)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	
“H” input voltage	V_{IH}	—	2.0	—	$V_{DD_IO} + 0.3$	V	
“L” input voltage	V_{IL}		−0.3	—	0.8		
Schmitt trigger input threshold voltage (3.3 V)	V_{T+}		—	—	$V_{DD_IO} \times 0.7$		
	V_{T-}		$V_{T+} - V_{T-}$	$V_{DD_IO} \times 0.2$	—		—
	ΔV_T			$V_{DD_IO} \times 0.1$	—		—
Schmitt trigger input threshold voltage (5 V tolerant)	V_{T+}		—	—	$V_{DD_IO} \times 0.7$		
	V_{T-}	$V_{T+} - V_{T-}$	$V_{DD_IO} \times 0.2$	—	—		
	ΔV_T		$V_{DD_IO} \times 0.1$	—	—		
“H” output voltage	V_{OH}	$I_{OH} = -4$ mA	2.4	—	—	V	
“L” output voltage	V_{OL}	$I_{OL} = 4$ mA	—	—	0.4		
High level input current (*1)	I_{IH}	$V_{IH} = V_{DD_IO}$	—	—	10	μA	
High level input current (*2)		50 k Ω pull-down	10	66	200		
		$V_{IH} = V_{DD_IO}$	—	—	10		
Low level input current (*1)	I_{IL}	$V_{IL} = 0$ V	−10	—	—		
		50 k Ω pull-up	−200	−66	−10		
Low level input current (*2)		$V_{IL} = 0$ V	−10	—	—		
3-state output leakage current	I_{OZH}	$V_{OH} = V_{DD_IO}$	—	—	10	μA	
		50 k Ω pull-down	10	66	200		
	I_{OZL}	$V_{OL} = 0$ V	−10	—	—		
50 k Ω pull-up		−200	−66	−10			
Supply current (during STOP) (*4)	I_{DDS1_CORE}	$V_{DD_CORE} = 2.75$ V, $T_a = 85^\circ\text{C}$	—	—	1000		μA
		$V_{DD_CORE} = 2.5$ V, $T_a = 25^\circ\text{C}$	—	25	—		
	I_{DDS1_IO}	$V_{DD_IO} = 3.6$ V (*3), $T_a = 85^\circ\text{C}$	—	—	200		
		$V_{DD_IO} = 3.3$ V (*3), $T_a = 25^\circ\text{C}$	—	4	—		
	I_{DDS1_PLL}	$V_{DD_PLL} = 2.75$ V, $T_a = 85^\circ\text{C}$	—	—	50		
$V_{DD_PLL} = 2.5$ V, $T_a = 25^\circ\text{C}$		—	1	—			
Supply current (during operation) (*5)	I_{DDO_CORE}	$f_{OSC} = 32.0$ MHz, no load	—	85	115	mA	
	I_{DDO_IO}		—	7	15		
	I_{DDO_PLL}		—	6	10		

* 1: Pins other than 5 V tolerant pins

* 2: 5 V tolerant pins

* 3: Input ports: V_{DD_IO} or 0V

Other ports: No load excluding the current flowing in pull-up/pull-down resistors

* 4: LSI supply current when going into LSI stop mode by stopping clock oscillation, PLL operation, and random number generator operation and setting USB power-down mode.

* 5: The current supplied to the LSI when fingerprint authentication is executed without USB operation under the conditions that the programs are stored in the built-in Flash ROM and no external memory are connected.

– DC characteristics (USB)

(V_{DD_CORE} = 2.25 to 2.75V, V_{DD_IO} = 3.0 to 3.6V, T_a = -40 to +85°C)

Parameter	Symbol	Condition	Min.	Typ. (*1)	Max.	Unit
Differential input sensitivity	V _{DI}	Absolute value of the difference between the DP and DM pins	0.2	—	—	V
Differential common mode range	V _{CM}	Includes VDI range	0.8	—	2.5	V
Single end input threshold voltage	V _{SE}		0.8	—	2.0	V
High level output voltage	V _{OH}	15K W RL is connected to GND	2.8	—	—	V
Low level output voltage	V _{OL}	1.5K W RL to 3.6 V	—	—	0.3	V
Hi-Z state input/output leakage current	I _{LO}	0 V < V _{IN} < 3.3 V	-10		10	μA
Driver output resistance (*2)	Z _{DRV}	Steady state	28		44	Ω

*1: "Typ.": V_{DD_IO} = 3.3 V, V_{DD_CORE} = 2.5 V, T_j = 25°C*2: Z_{DRV} includes the resistance of external serial resistors (24Ω±1%).

AC Characteristics

– Reset Timing

(V_{DD CORE} = 2.25 to 2.75 V, V_{DD IO} = 3.0 to 3.6 V, Ta = -40 to +85°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Reset pulse width	t _{RSTW}	—	6.0	—	—	ms

○ Reset timing



*When power on, release the reset after the clock oscillation stabilization


– Main Clock Timing

($V_{DD_CORE} = 2.25$ to 2.75 V, $V_{DD_IO} = 3.0$ to 3.6 V, $T_a = -40$ to $+85^\circ\text{C}$)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Main clock (XI/XO) frequency	f_{SYSC}	—	12×0.9975	12	12×1.0025	MHz
Main clock (XI/XO) cycle	t_{SYSC}	—	83.33×0.9975	83.33	83.33×1.0025	ns
Main clock (XI/XO) H pulse width	t_{SYSCH}	—	$0.45 \times t_{SYSC}$	—	$0.55 \times t_{SYSC}$	ns
Main clock (XI/XO) L pulse width	t_{SYSC_L}	—	$0.45 \times t_{SYSC}$	—	$0.55 \times t_{SYSC}$	ns
Bus clock cycle (*1)	t_{BUSCLK}	—	—	31.25	—	ns

* 1: Main system bus clock within the LSI and operating clocks of CPU, DMA, etc.

○ Main clock timing



– External ROM/RAM Timing

○ Access from CPU

(V_{DD_CORE} = 2.25 to 2.75 V, V_{DD_IO} = 3.0 to 3.6 V, Ta = -40 to +85°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
XROMCSN, XRAMCSN output delay time 1	t _{XCS1}	C _L = 15 pF	—	—	4	ns
XROMCSN, XRAMCSN output delay time 2	t _{XCS2}		—	—	0.5*t _{BUSCLK} + 8	
XROMCSN, XRAMCSN output hold time 1	t _{XCSH1}		-6	—	—	
XROMCSN, XRAMCSN output hold time 2	t _{XCSH2}		0.5*t _{BUSCLK} - 6	—	—	
XA output delay time 1	t _{XAD1}		—	—	4	
XA output delay time 2	t _{XAD2}		—	—	0.5*t _{BUSCLK} + 8	
XA output hold time 1	t _{XAH1}		-6	—	—	
XA output hold time 2	t _{XAH2}		0	—	—	
XA pulse width 1	t _{XAW1}		t _{RWIDTH} - 12	—	t _{RWIDTH} + 12	
XBSn output delay time 1	t _{XBSD1}		—	—	4	
XBSn output delay time 2	t _{XBSD2}		—	—	0.5*t _{BUSCLK} + 8	
XBSn output hold time 1	t _{XBSH1}		-6	—	—	
XBSn output hold time 2	t _{XBSH2}		0.5*t _{BUSCLK} - 6	—	—	
XBSn pulse width 1	t _{XBSW1}		t _{RWIDTH} - 12	—	t _{RWIDTH} + 12	
XWEN pulse width 1	t _{XWEW1}		t _{WWIDTH} - 13	—	t _{WWIDTH} + 13	
XD input setup time 1	t _{XDIS1}		22.5	—	—	
XD input setup time 2	t _{XDIS2}		22.5	—	—	
XD input hold time 1	t _{XDIH1}		0	—	—	
XD input hold time 2	t _{XDIH2}		0	—	—	
XD output delay time 1	t _{XDOD1}		0.5*t _{BUSCLK} - 13	—	—	
XD output hold time 1	t _{XDOH1}	0	—	—		

t_{RWIDTH}: RE pulse width (set by register)t_{WWIDTH}: WE pulse width (set by register)


○ Access by DMA

(V_{DD_CORE} = 2.25 to 2.75 V, V_{DD_IO} = 3.0 to 3.6 V, Ta = -40 to +85°C)


Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
XROMCSN, XRAMCSN output delay time 1	t _{XCS1}	C _L = 15 pF	—	—	1*t _{BUSCLK} +4	ns
XROMCSN, XRAMCSN output delay time 2	t _{XCS2}		—	—	0.5*t _{BUSCLK} +8	
XROMCSN, XRAMCSN output hold time 1	t _{XCSH1}		1*t _{BUSCLK} -6	—	—	
XROMCSN, XRAMCSN output hold time 2	t _{XCSH2}		0.5*t _{BUSCLK} -6	—	—	
XA output delay time 1	t _{XAD1}		—	—	1*t _{BUSCLK} +4	
XA output delay time 2	t _{XAD2}		—	—	1.5*t _{BUSCLK} +10	
XA output hold time 1	t _{XAH1}		1*t _{BUSCLK} -6	—	—	
XA output hold time 2	t _{XAH2}		0	—	—	
XA pulse width 1	t _{XAW1}		t _{BUSCLK} + t _{RWIDTH} -12	—	t _{BUSCLK} + t _{RWIDTH} +12	
XBSn output delay time 1	t _{XBSD1}		—	—	1*t _{BUSCLK} +4	
XBSn output delay time 2	t _{XBSD2}		—	—	1.5*t _{BUSCLK} +8	
XBSn output hold time 1	t _{XBSH1}		1*t _{BUSCLK} -6	—	—	
XBSn output hold time 2	t _{XBSH2}		0.5*t _{BUSCLK} -6	—	—	
XBSn pulse width 1	t _{XBSW1}		t _{BUSCLK} + t _{RWIDTH} -12	—	t _{BUSCLK} + t _{RWIDTH} +12	
XWEN pulse width 1	t _{XWEW1}		t _{WWIDTH} -15	—	t _{WWIDTH} +15	
XD input setup time 1	t _{XDIS1}		22.5	—	—	
XD input setup time 2	t _{XDIS2}		22.5	—	—	
XD input hold time 1	t _{XDIH1}		0	—	—	
XD input hold time 2	t _{XDIH2}		0	—	—	
XD output delay time 1	t _{XDOD1}		1.5*t _{BUSCLK} - 13	—	—	
XD output hold time 1	t _{XDOH1}	0	—	—		

t_{RWIDTH}: RE pulse width (set by register)t_{WWIDTH}: WE pulse width (set by register)

○ External ROM/RAM read timing



○ External ROM/RAM write timing




– External IO0, 1 Timing

(V_{DD_CORE} = 2.25 to 2.75 V, V_{DD_IO} = 3.0 to 3.6 V, Ta = –40 to +85°C)


Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
XIOncSN (n = 0,1) output delay time 1	t _{XIOcSD1}	C _L = 15 pF	—	—	t _{IOAS} + 8	ns
XIOncSN (n = 0,1) output delay time 2	t _{XIOcSD2}		—	—	1*t _{BUSCLK} + t _{IOAS} + 8	
XIOncSN (n=0,1) output hold time 1	t _{XIOcSH1}		1*t _{BUSCLK} – 6	—	—	
XIOncSN (n = 0,1) output hold time 2	t _{XIOcSH2}		1*t _{BUSCLK} – 6	—	—	
XA output delay time 3	t _{XAD3}		—	—	t _{IOAS} + 8	
XA output delay time 4	t _{XAD4}		—	—	1*t _{BUSCLK} + t _{IOAS} + 8	
XA output hold time 3	t _{XAH3}		–6	—	—	
XA output hold time 4	t _{XAH4}		1*t _{BUSCLK} – 6	—	—	
XA output hold time 5	t _{XAH5}		1*t _{BUSCLK} – 6	—	—	
XBSn output delay time 3	t _{XBSD3}		—	—	t _{IOAS} + 8	
XBSn output delay time 4	t _{XBSD4}		—	—	1*t _{BUSCLK} + t _{IOAS} + 8	
XBSn output hold time 3	t _{XBSH3}		–6	—	—	
XBSn output hold time 4	t _{XBSH4}		1*t _{BUSCLK} – 6	—	—	
XBSn output hold time 5	t _{XBSH5}		1*t _{BUSCLK} – 6	—	—	
XREN pulse width 1	t _{XREW1}		t _{IOWWIDTH} – 10	—	t _{IOWWIDTH} + 10	
XWEN pulse width 2	t _{XWEW2}		t _{IOWWIDTH} – 10	—	t _{IOWWIDTH} + 10	
XD input setup time 3	t _{XDIS3}		20	—	—	
XD input hold time 3	t _{XDIH3}		0	—	—	
XD output delay time 2	t _{XDOD2}		t _{IOAS} – 13	—	—	
XD output hold time 2	t _{XDOH2}		1*t _{BUSCLK} – 15	—	—	
XWAITn (n = 0,1) input setup time 1	t _{XWAITIS1}		1*t _{BUSCLK} + 20	—	—	
XWAITn (n = 0,1) input setup time 2	t _{XWAITIS2}		1*t _{BUSCLK} + 20	—	—	
XWAITn (n = 0,1) input hold time 1	t _{XWAITIH1}		5 – 1*t _{BUSCLK}	—	—	
XWAITn (n = 0,1) input hold time 2	t _{XWAITIH2}		5 – 1*t _{BUSCLK}	—	—	

t_{IOAS}: Address setup cycle (set by register)t_{IOWWIDTH}: RE pulse width (set by register)t_{IOWWIDTH}: WE pulse width (set by register)

○ External IO0, 1 read timing



○ External IO0, 1 write timing



– USB Access Timing (Full-Speed)

(V_{DD_CORE} = 2.25 to 2.75 V, V_{DD_IO} = 3.0 to 3.6 V, Ta = -40 to +85°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Applied pin
Rise time (*1)	T _R	C _L = 50 pF	4	—	20	ns	DP,DM
Fall time (*1)	T _F	C _L = 50 pF	4	—	20	ns	
Output signal crossover voltage	V _{CRS}	C _L = 50 pF	0.8	—	2.5	V	
Data rate	T _{DRATE}	Average bit rate (12Mbps ±0.25%)	11.97	—	12.03	Mbps	

* 1: T_R and T_F: Rise time and fall time between 10% and 90% of the pulse amplitude, respectively

– SPI Access Timing

Characteristics of master mode timing

(V_{DD_CORE} = 2.25 to 2.75 V, V_{DD_IO} = 3.0 to 3.6 V, Ta = -40 to +85°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Data delay time (output)	t _{DD}		—	—	25	ns
Data setup time (input)	t _{SD}	CL = 30 pF	25	—	—	ns
Data hold time (input)	t _{HD}		0 (*1)	—	—	ns
SSN-SCK lead time	t _{LEAD}		0.5*t _{SCK} - 15	—	1.5*t _{SCK} + 15	ns(*2)
SCK-SSN lag time	t _{LAG}		0.5*t _{SCK} - 15	—	1.5*t _{SCK} + 15	ns(*2)

* 1: Although actual values may become negative depending on the external load, input the serial data so that the data hold time can be guaranteed.


* 2: t_{SCK} is the cycle time of the serial clock for SPI transferring which is obtained by dividing the frequency of the bus clock, whose cycle time is t_{BUSCLK}. For more details, see Chapter 15, “SPI”, in the user’s manual.

Characteristics of slave mode timing


(V_{DD_CORE} = 2.25 to 2.75 V, V_{DD_IO} = 3.0 to 3.6 V, Ta = -40 to +85°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Serial clock cycle time	t _{SCK}	—	2	—	—	t _{BUSCLK}
Serial clock High/Low time	t _{WSCK}	—	1	—	—	t _{BUSCLK}
Data delay time (output)	t _{DD}	—	—	—	25	ns
Data setup time (input)	t _{SD}	—	25	—	—	ns
Data hold time (input)	t _{HD}	—	25	—	—	ns
SSN-SCK lead time	t _{LEAD}	—	25	—	—	ns
SCK-SSN lag time	t _{LAG}	—	t _{BUSCLK} + 10	—	—	ns
Slave data invalid time	t _{DIS}	—	—	—	25	ns

○ SPI master mode timing (CPHA = 0)



○ SPI master mode timing (CPHA = 1)



Note:

For CPHA and CPOL, see Chapter 15, "SPI", in the ML67Q5250 User's Manual.