# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## FEDL9090A-01 LAPIS Semiconductor

## ML9090A-01, -02

LCD Driver with Key Scanner and RAM

## **GENERAL DESCRIPTION**

The ML9090A-01 and ML9090A-02 are LCD drivers that contain internal RAM and a key scan function. They are best suited for car audio displays.

Since 1-bit data of the display data RAM corresponds to the light-on or light-off of 1-dot of the LCD panel (a bit map system), a flexible display is possible.

A single chip can implement a graphic display system of a maximum of  $80 \times 18$  dots ( $80 \times 10$  dots for the ML9090A-01,  $80 \times 18$  dots for the ML9090A-02).

Since containing voltage multipliers, the ML9090A-01 and ML9090A-02 require no power supply circuit to drive the LCD.

Since the internal  $5 \times 5$  scan circuit has eliminated the needs of key scanning by the CPU, the ports of the CPU can be efficiently used.

## FEATURES

- Logic voltage: 2.7 to 5.5 V
- LCD drive voltage: 6 to 16 V (positive voltage)
- 80 segment outputs, 10 common outputs for ML9090A-01 and 18 common outputs for ML9090A-02
- Built-in bit-mapped RAM (ML9090A-01: 80 × 10 = 800 bits, ML9090A-02: 80 × 18 = 1440 bits)
- 4-pin serial interface with CPU:  $\overline{CS}$ ,  $\overline{CP}$ , DI/O, KREQ
- Built-in LCD drive bias resistors
- Built-in voltage doubler or tripler circuit
- Built-in  $5 \times 5$  key scanner
- Port A output : 1 pin, output current: -15 mA: (may be used for LED driving)
- Port B output : 8 pins
- Output current (available for the ML9090A-01 only)
  - -2 mA : 5 pins
    - -15 mA : 3 pins
- Temperature range: -40 to  $+85^{\circ}$ C
- Package: 128-pin plastic QFP (QFP128-P-1420-0.50-K)

(Product name: ML9090A-01GA)

(Product name: ML9090A-02GA)

## Comparison between the ML9090A-01 and the ML9090A-02

Item	ML9090A-01	ML9090A-02
Number of common outputs	10 Max.	18 Max.
Number of data on the LCD screen	8 × 80	16 × 80
	9 × 80	17 × 80
(selectable by program)	10 × 80	18 × 80
Number of port A outputs	1	1
Number of port B outputs	8	_

## **BLOCK DIAGRAM (1/2)**

## ML9090A-01



## **BLOCK DIAGRAM (2/2)**

ML9090A-02



## **PIN CONFIGURATION (TOP VIEW) 1/2**

#### ML9090A-01



128-pin plastic QFP

## **PIN CONFIGURATION (TOP VIEW) 2/2**

#### ML9090A-02



128-pin plastic QFP

## FUNCTIONAL DESCRIPTIONS

## **Pin Functional Descriptions**

Function	Pin	Symbol	Туре	Description
	85	CS	I	Chip select signal input pin
CPU interface	84	CP	I	Shift clock signal input pin. This pin is connected to an internal Schmitt circuit
	86	DI/O	I/O	Serial data signal I/O pin
	87	KREQ	0	Key request signal output pin
	100	OSC1	I	Connect external resistors.
Oscillation	101	OSC2	0	If using an external clock, input it from the OSC1 pin and leave the OSC2 pin open.
	88	RESET	I	Initial settings can be established by pulling the reset input to a "L" level. This pin is connected to an internal Schmitt circuit.
Control signals	99	DT	I	Input pin for selecting the voltage doubler or voltage tripler.
	89	TEST	I	Test input pin. This pin is connected to the $V_{SS}$ pin.
Key scan signals	83 to 79	$\overline{C0}$ to $\overline{C4}$	Ι	Input pins that detect status of key switches
	78 to 74	$\overline{R0}$ to $\overline{R4}$	0	Key switch scan signal output pins
Dort outpute	103	PA0	0	Port A output
	111 to 104	PB0 to PB7	0	Port B outputs (for ML9090A-01)
	73 to 122	SEG1 to SEG80	0	Outputs for LCD segment drivers
LCD driver outputs	121 to 112	COM1 to COM10	0	Outputs for LCD common drivers (for ML9090A-01)
	121 to 104	COM1 to COM18	0	Outputs for LCD common drivers (for ML9090A-02)
	102	V <sub>DD</sub>	_	Logic power supply pin
	90	V <sub>SS</sub>	_	GND pin
	95	V <sub>IN</sub>	—	Voltage multiplier reference voltage power supply pin
Power supply	94, 93	V <sub>C1</sub> , V <sub>C2</sub>	—	Capacitor connection pins for voltage multiplier
	92	V <sub>S1</sub>		Voltage multiplier output pin
	91	V <sub>S2</sub>		Voltage multiplier output pin
	98, 96, 97	V <sub>2</sub> , V <sub>3A</sub> , V <sub>3B</sub>	—	LCD bias pins

#### **Pin Functional Descriptions**

## • <u>CS</u>

Chip select input pin. An "L" level selects the chip, and an "H" level does not select the chip. During the "L" level, internal registers can be accessed.

## • <u>CP</u>

Clock input pin for serial interface data I/O. An internal Schmitt circuit is connected to this pin. Data input to the DI/O pin is synchronized to the rising edge of the clock. Output from the DI/O pin is synchronized to the falling edge of the clock.

## • **DI/O**

Serial interface data I/O pin. This pin is in the output state only during the interval beginning when key scan data read or RAM read commands are written until the  $\overline{CS}$  signal rises. At all other times this pin is in the input state. (When reset, the input state is set.) In other words, this pin goes into the output state only when the key scan register or the display data RAM is read. The relation between data level of this pin and operation is listed below.

Data level	LCD display	Port	Key status
"H"	Light ON	"H"	ON
"_"	Light OFF	"L"	OFF

## • KREQ

Key scan read READY signal output pin. Two scan cycles after a key switch is switched ON, this pin goes to an "H" level. When all key switches are OFF, this pin returns to an "L" level.

This signal can be used as a flag. To use it as a flag, start the key-scan reading when the KREQ signal changes to an "H" level from an "L" level. If the key-scan reading starts when the KREQ signal changes to an "L" level from an "H" level, scanned data may be unstable. To avoid this, repeat the key-scan reading three times.

When the key-scan reading starts when this pin goes to an "L" level, data when a key switch is off is read.

## • OSC1

Input pin for RC oscillation. An oscillation circuit is formed by connecting a resistor (R) of  $56k\Omega \pm 2\%$  to this pin and the OSC2 pin. If an external master oscillation clock is to be input, input the master oscillation clock to this pin.



## • OSC2

Output pin for RC oscillation. An oscillation circuit is formed by connecting a resistor (R) of  $56k\Omega \pm 2\%$  to this pin and the OSC1 pin. If an external master oscillation clock is to be input, leave this pin unconnected (open).

## • RESE

Reset signal input pin. The initial state can be set by pulling this pin to an "L" level. Refer to the "Output, I/O and Register States in Response to Reset Input" page for the initial states of each register and display. An internal pull-up resistor is connected to this pin. An external capacitor is connected for power-on-reset operation.

## • TEST

Test signal input pin. This pin is used for testing by LAPIS Semiconductor. Connect this pin to  $V_{SS}$ . When a different connection is made, proper operation cannot be guaranteed.

## • $\overline{\mathbf{R0}}$ to $\overline{\mathbf{R4}}$

Key switch scan signal output pins. During the scan operation, "L" level signals are output in the order of R0, R1, ...R4. (Refer to the page entitled "Key scan" for details.)

## • $\overline{C0}$ to $\overline{C4}$

Input pins that detect the key switch status. Internal pull-up resistors are connected to these pins. Assemble a key matrix between these pins and the  $\overline{R0}$  to  $\overline{R4}$  pins.

#### • PA0

General-purpose port A output pin. Because this pin can output a current of -15 mA, it is best suited as an LED driver. If this pin is used as an LED driver, insert an external current limiting resistor in series with the LED. If this pin is not used, leave it unconnected (open).

#### • PB0 to PB7

General-purpose port B output pins. Each of the PB5 to PB7 pins has the same driving capability as the PA0 pin, namely the ability to output a current of -15 mA. These pins are only applicable to the ML9090A-01. Leave unused pins unconnected (open).

#### • SEG1 to SEG80

Segment signal output pins for LCD driving. Leave unused pins unconnected (open).

## • COM1 to COM18

Common signal output pins for LCD driving. Leave unused pins unconnected (open). COM11 to COM18 are provided for the ML9090A-02 and PB0 to PB7 for the ML9090A-01.

## • V<sub>DD</sub>

Logic power supply connection pin.

## • V<sub>ss</sub>

Power supply GND connection pin.

## • DT

This pin selects the voltage multiplier circuit. If this pin is connected to the  $V_{SS}$  pin, the voltage doubler circuit is selected. If this pin is connected to the  $V_{DD}$  pin, the voltage tripler circuit is selected. Do not change the value of the setting after power is turned on.

## • V<sub>C1</sub>, V<sub>C2</sub>

Capacitor connection pins for the voltage multiplier. Connect a 4.7  $\mu$ F capacitor between the V<sub>C1</sub> and V<sub>C2</sub> pins. If an electrolytic capacitor is used, connect the (+) side to pin V<sub>C2</sub>.

### $\bullet \ V_{S1}$

Voltage doubler voltage output pin. This pin outputs the doubled voltage that has been input to  $V_{IN}$ . To increase stability of the power supply, connect a 4.7  $\mu$ F capacitor between this pin and  $V_{SS}$ . When using the doubled voltage, connect this pin and  $V_{S2}$ .

## • V<sub>S2</sub>

Voltage multiplier voltage output pin. Voltage multiplied by the factor specified by the DT pin setting is output from this pin. When the voltage tripler is used, to increase stability of the power supply, connect a 4.7  $\mu$ F capacitor between this pin and V<sub>SS</sub>. When using the voltage doubler, connect this pin and V<sub>S1</sub>.

## • V<sub>IN</sub>

Voltage multiplier voltage input pin. The doubled or tripled voltage input to this pin is output from V<sub>S1</sub> or V<sub>S2</sub>.

## • V<sub>2</sub>, V<sub>3A</sub>, V<sub>3B</sub>

LCD bias pins for segment drivers. These pins are connected to internal bias dividing resistors. When using the ML9090A-01 (at 1/4 bias), connect  $V_2$  and  $V_{3A}$  pins, and leave  $V_{3B}$  unconnected (open). When using the ML9090A-02 (at 1/5 bias), connect  $V_{3A}$  and  $V_{3B}$  pins, and leave  $V_2$  unconnected (open).

Parameter	Symbol	Condition	Rating	Unit	Applicable Pins	
Power Supply Voltage	V <sub>DD</sub>	Ta = 25°C	-0.3 to +7.0	V	V <sub>DD</sub>	
Bias Voltage	V <sub>BI</sub>	Ta = 25°C	-0.3 to +18.0	V	V <sub>C1</sub> , V <sub>C2</sub> , V <sub>S1</sub> , V <sub>S2</sub> , V <sub>2</sub> ,V <sub>3A</sub> , V <sub>3B</sub>	
Voltage Multiplier	Mar	Ta = 25°C *1	-0.3 to +9.0	V	Mar	
ReferenceVoltage	VIN	Ta = 25°C *2	-0.3 to +6.0	v	V IN	
Input Voltage	VI	Ta = 25°C	–0.3 to V <sub>DD</sub> +0.3	V	$\frac{\overline{\text{CS}}, \overline{\text{CP}}, \text{DI/O,OSC1},}{\overline{\text{RESET}}, \text{DT,TEST}, \overline{\text{CO}}}$ to $\overline{\text{C4}}$	
Output Current		Ta = 25°C	-20	mA	PA0, PB5 to PB7	
Output Current	IO	Ta = 25°C	-3	mA	PB0 to PB4	
Power Dissipation	PD	Ta = 85°C	190	mW	_	
Storage Temperature	T <sub>stg</sub>		-55 to +150	°C	_	

## **ABSOLUTE MAXIMUM RATINGS**

 $V_{SS}$  is the reference voltage potential for all pins.

- \*1: When the voltage doubler is used. When the voltage tripler is used.
- \*2:

## **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Condition	Range	Unit	Applicable Pins	
Power Supply Voltage	V <sub>DD</sub>	_	2.7 to 5.5	V	V <sub>DD</sub>	
Bias Voltage	V <sub>S2</sub>	_	6.0 to 16.0	V	V <sub>S2</sub>	
Voltage Multiplier	V	*1	3.55 to 8.00	V	M	
ReferenceVoltage	VIN	*2	2.84 to 5.33	v	VIN	
Operating Frequency	f <sub>op</sub>	R = 56kΩ ±2%	480 to 1200	kHz	OSC1	
Operating Temperature	T <sub>op</sub>		-40 to +85	°C	_	

 $V_{\text{SS}}$  is the reference voltage potential for all pins.

- When the voltage doubler is used. When the voltage tripler is used. \*1:
- \*2:

## **ELECTRICAL CHARACTERISTICS**

## **OSC Circuit Operating Conditions**

Parameter	Symbol	Condition	Rating	Unit	Applicable Pins
Oscillation Resistance	R	$V_{DD}$ = 2.7 V to 5.5 V	56 *1	kΩ	OSC1, OSC2

\*1: Use a resistor with an accuracy of  $\pm 2$  %



## **ELECTRICAL CHARACTERISTICS**

## **DC Characteristics**

			(•00-	2.7 10 0.	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0	0 10 0,	$1a = -\frac{1}{4}0 \ 10^{-1} \ 00^{-1} \ 00^{-1}$
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Applicable Pins
"H" Input Voltage 1	V <sub>IH1</sub>	—	$0.85V_{DD}$	_	—	V	OSC1
"H" Input Voltage 2	V <sub>IH2</sub>	—	$0.85V_{DD}$	_	—	V	RESET
"H" Input Voltage 3	V <sub>IH3</sub>	—	0.85V <sub>DD</sub>	_	—	V	CP
"H" Input Voltage 4	V <sub>IH4</sub>	—	$0.8V_{DD}$	_	—	V	$\overline{CS}$ , DI/O, $\overline{C0}$ to $\overline{C4}$
"L" Input Voltage 1	V <sub>IL1</sub>	—	_	_	$0.15V_{\text{DD}}$	V	OSC1
"L" Input Voltage 2	V <sub>IL2</sub>	—	_	_	$0.15V_{\text{DD}}$	V	RESET
"L" Input Voltage 3	V <sub>IL3</sub>	—	—	—	0.15V <sub>DD</sub>	V	CP
"L" Input Voltage 4	V <sub>IL4</sub>	—	—	_	$0.2V_{\text{DD}}$	V	$\overline{\text{CS}}$ , DI/O, $\overline{\text{CO}}$ to $\overline{\text{C4}}$
"H" Input Current 1	I <sub>IH1</sub>	$V_I = V_{DD}$	—	_	10	μA	RESET
"H" Input Current 2	I <sub>IH2</sub>	$V_{I} = V_{DD}$	—	_	10	μA	$\overline{CO}$ to $\overline{C4}$
"H" Input Current 3	I <sub>IH3</sub>	V <sub>I</sub> = V <sub>DD</sub>	—	—	10	μA	DI/O
"H" Input Current 4	I <sub>IH4</sub>	$V_{I} = V_{DD}$	_	_	1	μA	OSC1, <del>CS</del> , <del>CP</del> ,DT, TEST
"L" Input Current 1	I <sub>IL1</sub>	$V_{DD} = 5 V, V_1 = 0 V$	-0.02	-0.05	-0.1	mA	RESET
"L" Input Current 2	I <sub>IL2</sub>	$V_{DD} = 5 V, V_{I} = 0 V$	-0.18	-0.45	-0.9	mA	$\overline{C0}$ to $\overline{C4}$
"L" Input Current 3	I <sub>IL3</sub>	V <sub>1</sub> = 0 V	—	_	-10	μA	DI/O
"L" Input Current 4	I <sub>IL4</sub>	V1 = 0 V	_	_	-1	μA	OSC1, <del>CS</del> , <del>CP</del> ,DT, TEST
"L" Input Current 5	I <sub>IL5</sub>	$V_{DD} = 3 V, V_{I} = 0 V$	-4	-10	-25	μA	RESET
"L" Input Current 6	I <sub>IL6</sub>	$V_{DD} = 3 V, V_{I} = 0 V$	-0.04	-0.1	-0.2	mA	$\overline{C0}$ to $\overline{C4}$
"H" Output Voltage 1	V <sub>OH1</sub>	I <sub>O</sub> = -0.4 mA	$V_{\text{DD}} - 0.4$	_	—	V	DI/O, KREQ
"H" Output Voltage 2	V <sub>OH2</sub>	I <sub>o</sub> = -40 μA	$0.9V_{\text{DD}}$	_	—	V	OSC2
"H" Output Voltage 3	V <sub>OH3</sub>	I <sub>o</sub> = –15 mA	V <sub>DD</sub> – 1.7	_	—	V	PA0, PB5 to PB7
"H" Output Voltage 4	V <sub>OH4</sub>	I <sub>0</sub> = -2 mA	V <sub>DD</sub> – 1.2	_	—	V	PB0 to PB4
"H" Output Voltage 5	V <sub>OH5</sub>	I <sub>o</sub> = –50 μA	$V_{DD}-2.0$		_	V	$\overline{R0}$ to $\overline{R4}$
"L" Output Voltage 1	V <sub>OL1</sub>	I <sub>o</sub> = 0.4 mA	—	_	0.4	V	DI/O, KREQ
"L" Output Voltage 2	V <sub>OL2</sub>	I <sub>0</sub> = 40 μA	—	_	$0.1V_{DD}$	V	OSC2
"L" Output Voltage 3	V <sub>OL3</sub>	I <sub>0</sub> = 1 mA	—	—	0.4	V	PA0, PB0 to PB7
"L" Output Voltage 4	V <sub>OL4</sub>	I <sub>o</sub> = 1.8 mA	—	—	0.7	V	R0 to R4
	V <sub>OS0</sub>	I <sub>O</sub> = -10 μA	$V_{S2} - 0.6$	—	—	V	
Segment Output	V <sub>OS1</sub>	$I_{O}$ = ±10 $\mu$ A	$2/4V_{S2} - 0.6$		2/4V <sub>S2</sub> +0.6	V	SEG1 to SEG80
Voltage 1(1/4 bias)	V <sub>OS2</sub>	I <sub>O</sub> = ±10 μA	$2/4V_{S2} - 0.6$		2/4V <sub>S2</sub> + 0.6	V	
	V <sub>OS3</sub>	I <sub>0</sub> = +10 μA	—	—	V <sub>SS</sub> + 0.6	V	

$(V_{DD} = 2.7 \text{ to } 5.5)$	$V_{, V_{S2}} = 6 \text{ to } 16$	V, Ta = -40 to +85	°C)
----------------------------------	-----------------------------------	--------------------	-----

## LAPIS Semiconductor

Baramatar	Symbol	Condition	Min		Max	Linit	
Parameter	Symbol	Condition		тур.	iviax.	Unit	Applicable Plins
Common Output	V <sub>OC0</sub>	I <sub>O</sub> = –10 μA	$V_{S2} - 0.3$	—	—	V	
Voltage 1	V <sub>OC1</sub>	I <sub>O</sub> = ±10 μA	$3/4V_{S2} - 0.3$	—	3/4V <sub>S2</sub> + 0.3	V	COM1 to COM18
(1/4 bias)	V <sub>OC2</sub>	I <sub>O</sub> = ±10 μA	$1/4V_{S2} - 0.3$	—	1/4V <sub>S2</sub> + 0.3	V	
	V <sub>OC3</sub>	I <sub>O</sub> = +10 μA		—	V <sub>SS</sub> + 0.3	V	
	V <sub>OS0</sub>	I <sub>O</sub> = –10 μA	$V_{S2} - 0.6$	—	—	V	
Segment Output	V <sub>OS1</sub>	$I_O$ = ±10 $\mu$ A	$3/5V_{S2} - 0.6$	—	$3/5V_{S2} + 0.6$	V	
(1/5 bias)	V <sub>OS2</sub>	I <sub>O</sub> = ±10 μA	$2/5V_{S2} - 0.6$	—	2/5V <sub>S2</sub> + 0.6	V	3661 10 36600
(110 5100)	V <sub>OS3</sub>	I <sub>O</sub> = +10 μA	—	—	VSS+0.6	V	
	V <sub>OC0</sub>	I <sub>O</sub> = –10 μA	$V_{\text{S2}}-0.3$	_	_	V	
Common Output	V <sub>OC1</sub>	I <sub>O</sub> = ±10 μA	$4/5V_{S2} - 0.3$	_	4/5V <sub>S2</sub> + 0.3	V	
(1/5 bias)	V <sub>OC2</sub>	I <sub>O</sub> = ±10 μA	$1/5V_{S2} - 0.3$	_	1/5V <sub>S2</sub> + 0.3	V	
(110 5100)	V <sub>OC3</sub>	I <sub>O</sub> = +10 μA	_	—	V <sub>SS</sub> + 0.3	V	
Voltage Multiplier Voltage 1	V <sub>DB</sub>	External clock = 740 KHz V <sub>IN</sub> = 3.55 to 8.0 V 1/4 bias *1	V <sub>IN</sub> × 1.83 –0.5	15 *6	$V_{\text{IN}}  imes 2$	V	V <sub>S2</sub>
Voltage Multiplier Voltage 2	V <sub>TR</sub>	External clock = 740 KHz V <sub>IN</sub> = 2.84 to 5.33 V 1/4 bias *2	V <sub>IN</sub> × 2.46 -1.0	13 *7	$V_{IN}  imes 3$	V	V <sub>S2</sub>
Supply Current 1	I <sub>DD1</sub>	R = 56KΩ *3	—	—	0.95	mA	V <sub>DD</sub>
Supply Current 2	I <sub>DD2</sub>	External clock = 740 KHz *4	—	—	0.7	mA	V <sub>DD</sub>
Supply Current 3	I <sub>VIN</sub>	R = 56KΩ *3	_	_	2	mA	Vin
LCD Driving Bias Resistance	LBR	*5	6.3	9	13	kΩ	$V_{S2} - V_2, V_2 - V_{3B}, V_{3A} - V_{SS}$

 $(V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, V_{S2} = 6 \text{ to } 16 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$ 

\*1: Refer to Measuring Circuits 1

- \*2: Refer to Measuring Circuits 2
- \*3: Refer to Measuring Circuits 3
- \*4: Refer to Measuring Circuits 4
- \*6: V<sub>IN</sub> = 8 V, Ta = 25°C
- \*7:  $V_{IN}$  = 5.33 V, Ta = 25°C

\*5 LBR LBR LBR LBR LBR \_~~~~ l 6 ↓ V<sub>s2</sub> 0 V₂ δ  $V_{3B}$  $V_{3A}$  $V_{\text{SS}}$ 

#### **Measuring Circuits**



\*1: PB0 - PB7 for ML9090A-01, and COM11 - COM18 for ML9090A-02

## LAPIS Semiconductor

## FEDL9090A-01

## ML9090A-01, -02

## **Switching Characteristics**

	6 V, Ta = –40 t	to +85°C)			
Parameter	Symbol	Condition	Min	Max	Unit
CP Clock Cycle Time	t <sub>sys</sub>	—	1000	_	ns
CP "H" Pulse Width	t <sub>WH</sub>	—	400	_	ns
CP "L" Pulse Width	t <sub>WL</sub>	—	400	_	ns
CS "H" Pulse Width	t <sub>WCH</sub>	—	200	—	ns
CP Clock Rise/fall Time	t <sub>r</sub> , t <sub>f</sub>	—	—	100	ns
CS Setup Time	t <sub>csu</sub>	—	60	_	ns
CS Hold Time	t <sub>CHD</sub>	—	290	—	ns
DI/O Setup Time	t <sub>DSU</sub>	—	100	_	ns
DI/O Hold Time	t <sub>DHD</sub>	—	15	_	ns
DI/O Output Delay Time	t <sub>DOD</sub>	CL = 50 pF	—	200	ns
DI/O Output OFF Delay Time	t <sub>DOFF</sub>	CL = 50 pF	—	200	ns
RESET Pulse Width	t <sub>WRE</sub>	—	2	_	μS
External Clock Cycle Time	t <sub>SES</sub>	—	833	—	ns
External Clock "H" Pulse Width	twen	—	316	—	ns
External Clock "L" Pulse Width	t <sub>WEL</sub>	_	316	_	ns
External Clock Rise/fall Time	t <sub>rE</sub> , t <sub>fE</sub>	_	_	100	ns

## **Key Scan Characteristics**

$(V_{DD} = 2.7 \text{ to } 0.0 \text{ V}, V_{S2} = 0.0 \text{ to } 10 \text{ V}, T_{A} = -40.0 \text{ T}$									
Parameter	Symbol	Register setting	Dividing ratio	Osc	illation frequ	ency	Unit		
		KT		480 kHz	740 kHz	1200 kHz			
Key Scan Cycle	$T_{scn}$	0	1/3780	7.9	5.1	3.1			
		1	1/7560	15.8	10.2	6.2			
Key Scan Invalid Time	T <sub>nop</sub>	0	1/4800	10.0	6.5	4.0	1115		
		1	1/9600	20.0	13.0	8.0			

 $(V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, V_{S2} = 6 \text{ to } 16 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$ 

## Frame Frequency Characteristics

$(V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, V_{S2} = 6 \text{ to } 16 \text{ V}, \text{ Ta}$								
Model Parameter	Doromotor	Symbol	ymbol Display duty Dividir	Dividing ratio	Oscillation frequency			Linit
	Farameter	Symbol		Dividing ratio	480 kHz	740 kHz	1200 kHz	Unit
	ML9090A-01	rame quency FRM	1/8	1/6144	78.1	120.4	195.3	
ML9090A-01			1/9	1/6912	69.4	107	173.7	
	Frame		1/10	1/7680	62.5	96.3	156.3	<u>ц</u> -
ML9090A-02	Frequency		1/16	1/6144	78.1	120.4	195.3	п∠
			1/17	1/6528	73.5	113.3	183.9	
			1/18	1/6912	69.4	107	173.7	

## Clock synchronous serial interface timing diagrams

Clock synchronous serial interface input timing



Clock synchronous serial interface input/output timing



Reset timing



## External clock



## Key scan timing



## Frame frequency



## Instruction Code List

			Sta	art by	te						Ir	nstruct	tion co	ode					
Instruction	Fixe	ed bit D6	RS D5	R/W D4	Re D3	egist	ter N	NO. D0	D7	D6	D5	D4	D3	D2	D1	D0	Descriptions		
Key scan register read	1	1	0	1	0	0	0	0	ST2	ST1	ST0	S4	S3	S2	S1	S0	Reads scan read count display bits (ST0 to ST2) and key scan data (S0 to S4) of the key scan register.		
Display data RAM write	1	1	1	0	0	0	0	1	D7	D6	D5	D4	D3	D2	D1	D0	Writes display data (D0 to D7) in the display data RAM after setting the X address or Y address.		
Display data RAM read	1	1	1	1	0	0	0	1	D7	D6	D5	D4	D3	D2	D1	D0	Reads display data (D0 to D7) from the display data RAM after setting the X address or Y address.		
X address register set	1	1	0	0	0	0	1	0		_			X3	X2	X1	X0	Sets the X address (X0 to X3) of the display data RAM.		
Y address register set	1	1	0	0	0	0	1	1		_	_	Y4	Y3	Y2	Y1	Y0	Sets the Y address (Y0 to Y4) of the display data RAM.		
Port register A set	1	1	0	0	0	1	0	0	_	_			_	_	_	PTA	Controls the output of the general-purpose port A (PTA).		
Port register B set	1	1	0	0	0	1	0	1	PTB7	PTB6	PTB5	PTB4	PTB3	PTB2	PTB1	PTB0	Controls the output of the general-purpose port B (PTB0 to PTB7).		
Control register 1 set	1	1	0	0	1	0	0	0	INC	WLS	кт	SHL	_	_	DTY1	DTY0	Sets the address increment X or Y direction (INC), display data word length (WLS), key scan time (KT), common driver shift direction (SHL), and display duty (DTY0, DTY1).		
Control register 2 set	1	1	0	0	1	0	0	1		—	T4	Т3	T2	T1	_	DISP	Sets test mode (T1 to T4) and display ON/OFF (DISP).		
RS : Re R/W : Re ST0 to ST2 : Ke S0 to S4 : Ke D0 to D7 : W X0 to X3 : X Y0 to Y4 : Y PTA : Pe PTB0 to PTB7 : Pe INC : Di	egister ead/wr ey scal ey scal rite or addres addres ort A d ort B d	select ite sele n read n data read d ss of th ss of th ata ata (M data R	t bit count lata of ne disp ne disp L9090.	displa the dis lay da lay da A-01 c ldress	1 y bits splay ta R. ta R. only) incre	I: RA I: Re s / data AM AM	a RA	νM : X d	0: Re 0: W	rite n, 0: Y	directio	on		WLS KT DTY0 SHL DISP T1 to —	, DTY1 T4	: Wc : Ke : Dis : Cc 1: ( 1: ( : Dis : Wr : Do	brd length select bit 1: 6 bits, 0: 8 bits y scan cycle select bit 1: 10 ms, 0: 5 ms play duty select bit (1/8, 1/9, 1/10) (ML9090A–01) (1/16, 1/17, 1/18) (ML9090A–02) pmmon driver shift direction select bit COM10 $\rightarrow$ COM1, 0: COM1 $\rightarrow$ COM10 (ML9090A-01) COM18 $\rightarrow$ COM1, 0: COM1 $\rightarrow$ COM18 (ML9090A-02) play ON/OFF select bit 1: Display ON, 0: Display OFF ite "0" to use for test mode n't Care		

ML9090A-01, -02

#### Transfer start Transfer complete CS 10 11 12 13 14 15 16 CP (D5) (D3) (D4) (D1) (d0) D7 (D6) D0 DI/O Ŕ/W (D3) (D2) (D2 D1 Register bits 1st byte Start byte Instruction

#### **Clock Synchronous Serial Transfer Example (WRITE)**





 \*1: Write data in 8 bits. If the CS signal falls when data input operation in 8 bits is not complete, the last 8-bit data write is invalid. (The previously written data is valid)



## Clock Synchronous Serial Continuous Data Transfer Example (READ)

\*2: A reading state appears only when the R/W bit is "1". The read data is valid only when the register is set to key scan read mode and display data read mode. Otherwise, the read data is invalid.

## Output pin, I/O Pin and Register States When Reset is Input

Pin and register states while the **RESET** input is pulled to a "L" level are listed below.

Output pin, I/O pin	State
DI/O	Input state
KREQ	"L" (V <sub>SS</sub> )
OSC2	Oscillating state
R0 to R4	"L" (V <sub>SS</sub> )
PBA	High impedance
PB0 to PB7 (for ML9090A-01)	High impedance
SEG1 to SEG80	"L" (V <sub>SS</sub> )
COM1 to COM10 (for ML9090A-01)	"L" (V <sub>SS</sub> )
COM1 to COM18 (for ML9090A-02)	"L" (V <sub>SS</sub> )

Register	State
Key scan register	Reset to "0"
Display data register	Display data is retained
X address register	Reset to "0"
Y address register	Reset to "0"
Port A register	Reset to "0"
Port B register	Reset to "0"
Control register 1	No change from value prior to reset input
Control register 2	Display OFF

## **Power-On Reset**

The capacitance of an external capacitor that is connected to the  $\overline{\text{RESET}}$  pin must be  $C_{RST}$  [ $\mu$ F]  $\geq$  12.5 ×  $T_R$  [s], where  $T_R$  is rise time until power supply voltage to be supplied to the ML9090A-01/02 reaches 0.8  $V_{DD}$  (V) and  $C_{RST}$  is the capacitance of an external capacitor connected to the  $\overline{\text{RESET}}$  pin.

 $(If T_R = 10 [ms], C_{RST} \ge 0.125 [\mu F])$ 

The pulse width when an external reset signal is input should be more than  $T_R$ . Set an instruction 10  $\mu$ s after the reset signal is released. Thereafter, this IC is accessible.



## **Serial Interface Operation**

1. Start byte

A register that transfers instruction codes (including display data or key scan data) is selected by a content of the start byte (see below).

D7	D6	D5	D4	D3	D2	D1	D0
"1"	"1"	RS	R/W		Register	number	

### (1) D7, D6 (fixed at "1")

When selecting the start byte register, always write a "1" to bits D7 and D6.

(2) D4 (R/W) (Read mode, Write mode select bit)

1: Read mode is selected

0: Write mode is selected

(3) D5, D3 to D0 (Register number)

The correspondence between each content of the start byte and each register or the display data RAM is listed in the table below.

D7	D6	D5	D4	D3	D2	D1	D0	Register name
1	1	0	1	0	0	0	0	Key scan register
1	1	1	1/0	0	0	0	1	Display data RAM
1	1	0	0	0	0	1	0	X address register
1	1	0	0	0	0	1	1	Y address register
1	1	0	0	0	1	0	0	Port A register
1	1	0	0	0	1	0	1	Port B register
1	1	0	0	1	0	0	0	Control register1
1	1	0	0	1	0	0	1	Control register 2

#### LAPIS Semiconductor

#### **Register Descriptions**

• Key scan register (KR)

D7	D6	D5	D4	D3	D2	D1	D0
ST2	ST1	ST0	S4	S3	S2	S1	S0

## (1) D7 to D5 (ST2 to ST0) (Scan read counter)

When reading 25-bit key scan data, these bits indicate the number of times scan data has been read. Every time key scan data is read, these bits (ST2 to ST0) are automatically incremented over the range of "000" to "100". After counting to "100", this key scan data read counter is reset to "000".

If the RESET pin is pulled to a "L" level, these bits are reset to "0".

## (2) D4 to D0 (S4 to S0) (Key scan read data bits)

These bits are read as 25-bit serial data that expresses the key switch status (1 = ON, 0 = OFF). Data is divided into 5 groups and read. (For the read order, refer to the description below.) The read count is indicated by bits ST2 to ST0. S4 to S0 key scan data corresponds to each SWN0 of the key matrix shown in figure 1. The relation between the key scan data, key matrix signal and each SWN0 of the key matrix is shown below.

If the **RESET** pin is pulled to a "L" level, these bits are reset to "0".

ST2	ST1	ST0	S4	S3	S2	S1	S0	
0	0	0	SW04	SW03	SW02	SW01	SW00	R0
0	0	1	SW14	SW13	SW12	SW11	SW10	R1
0	1	0	SW24	SW23	SW22	SW21	SW20	R2
0	1	1	SW34	SW33	SW32	SW31	SW30	R3
1	0	0	SW44	SW43	SW42	SW41	SW40	R4

(Note) SW00 to SW44 swithes are shown in Figure 1.

## LAPIS Semiconductor



Figure 1

(Note) To recognize simultaneous depression of three or more key switches, add a diode in series to each key.



### Key Scan

The key scanning starts when a key switch is pressed on and ends after all key switches are detected to be off. The KREQ signal changes from the low level "L" to the high level "H" two cycles after key scanning started.

This signal can be used as a flag. To use it as a flag, start key-scan reading when the KREQ signal changes from "L" to "H".

In some cases, scanned data may be unstable if key scan reading starts when the level of the KREQ signal changes from "H" to "L". To avoid this, repeat the key-scan reading three times.

All key switch inputs are inhibited for about 1.26 cycle after all key switches are detected to be off while the KREQ signal is at the "H" level.

The KREQ signal is reset when all key switches are detected to be off or when a low-level signal is applied to the RESET pin.



Note 1: When three or more key switches are pressed at the same time, the ML9090A-01/02 may recognize that an unpressed key switch is pressed. Therefore, to recognize simultaneous depression of three or more key switches, add a diode in series to each key. (See Figure 1.) To ignore simultaneous depression of three or more key switches, a program may be required to ignore all key data which contain three or more consecutive "1" values.

#### FEDL9090A-01

## LAPIS Semiconductor

## • Display data RAM (DRAM)

D7	D6	D5	D4	D3	D2	D1	D0				
8-bit DATA											
_	— 6-bit DATA										

The display data register writes and reads display data to and from the liquid crystal display RAM. The contents of this register are written to or read from the address set by the X address register and Y address register. The bit length of display data can be selected by the WLS bit of control register 1. If 6-bit data has been selected, writing to D7 and D6 is invalid, and if read, their values will always be "0". D7 is the MSB (D5 in the case of 6-bit data) and D0 is the LSB.

The X address and Y address should be set immediately before writing or reading display data. However, only one-time settings of X address and Y address are required immediately before successive writings or readings. Either X address or Y address may be set first.

Even if the **RESET** pin is pulled to a "L" level, the contents of this register will not change.

#### • X address register (XAD)

D7	D6	D5	D4	D3	D2	D1	D0
	_	_			XA	AD.	

The X address register sets the X address for the liquid crystal display RAM.

The address setting range is 0 to 9 (00H to 09H) when 8-bit data is selected by the WLS bit. This register starts counting up from the set value each time RAM is read or written.

When the register count returns to 0 from the maximum value 9, the Y address is automatically incremented.

Thereafter, the Y address is counted in a loop fashion from 0 to 9.

The address setting range is 0 to 13 when 6-bit data is selected.

This register starts counting up from the set value. When the register count returns to 0 from 13, theY address is automatically incremented.

Thereafter, the Y address loops from 0 to 13.

Proper operation is not guaranteed if values outside this range are set.

Writing to bits D7 through D4 is invalid. If the RESET pin is pulled to a "L" level, these bits are reset to "0".

#### • Y address register (YAD)

D7	D6	D5	D4	D3	D2	D1	D0
	-				YAD (ML9	090A-01)	
	_			YA	D (ML9090A-0	2)	

The YAD register sets a Y address of RAM for the liquid crystal display.

The Y address setting range varies according to the setting of the DTY bits (bits D1 and D0) of the control register 1 (to be described later).

This register starts counting up from the set value each time RAM is read or weitten. When the register count returns to 0 from the maximum value (7 to 17), the X address is also incremented automatically.

The Y address is counted in a loop fashion as shown below.