## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

SEMICONDUCTOR

## LAPIS Semiconductor

## GENERAL DESCRIPTION

The ML9272 is a monolithic IC designed for directly driving the grids and anodes of the vacuum fluorescent display tube. The device contains a 40-bit bidirectional shift register, a 40-bit latch circuit, and 40-output circuit on a single chip.

Display data is serially stored in the shift register at the rising edge of a CLOCK pulse.
Setting the $\overline{\mathrm{CL}}$ pin low allows all the driver outputs to be driven low, which makes it possible to set the display blanking.

Also, setting both of the $\overline{\mathrm{CL}}$ and CHG pins high allows all the driver outputs to be driven high, which provides the easy testing of all lights after final assembly of a VFD tube panel.

The ML9272 is compatible with the MSC1162A.

## FEATURES

- Logic Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) :3.3V $\pm 10 \%$ or5V $\pm 10 \%$
- Driver Supply Voltage (V VISP ) : 65 V
- Driver Output Current
$\begin{array}{cl}: \mathrm{I}_{\mathrm{OHVH} 1} \text { (Only one driver output: "H") } & :-40 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OHVH} 2} \text { (All the driver outputs:"H") } & :-2 \mathrm{~mA}\end{array}$
$\mathrm{I}_{\mathrm{OHVL}} \quad: 1 \mathrm{~mA}$
- Directly connected to VFD tube without pull-down resistors
- Data transfer speed
: 5 MHz
- Package:

60-pin plastic SSOP (SSOP60-P-700-0.65-BK)(Product name: ML9272MB)

## BLOCK DIAGRAM



## PIN CONFIGURATION (TOP VIEW)



60-Pin Plastic SSOP

## PIN DESCRIPTION

| Symbol | Type | Description |
| :---: | :---: | :---: |
| CLK | 1 | Shift register clock input pin. <br> Shift register reads data through DIN while the CLK pin is in a low state and the data in the shift register is shifted from one stage to the next stage at the rising edge of the clock. |
| DIN | 1 | Serial data input pin of the shift register. Display data (positive logic) is input through the DIN pin in synchronization with clock. |
| DOUT | 0 | Serial data output pin of the shift register. <br> Data is output through the DOUT pin in synchronization with the CLK signal. <br> When $R / \bar{L}=$ High, the data of PO40 in the shift register is output through the DOUT pin. <br> When $R / \bar{L}=$ Low, the data of PO1 in the shift register is output through the DOUT pin. |
| LS | 1 | Latch strobe input pin <br> When LS is high, the parallel output data (PO1-40) of the shift register read out. When LS goes from high to low, the parallel output data (PO1-40) of the shift register is held. |
| $\overline{\mathrm{CL}}$ | 1 | Clear input pin with a built-in pull-up resistor <br> The $\overline{\mathrm{CL}}$ pin is normally being set high. <br> If the $\overline{C L}$ pin is high and the CHG pin is low, the driver outputs (HV01 to HV40) are in phase with the corresponding latch outputs (O1 to O40). <br> If the $\overline{C L}$ pin is high and the CHG pin is high, the driver outputs (HV01 to HV40) are high irrespective of the states of the latch outputs. <br> If the $\overline{\mathrm{CL}}$ pin is set low, the driver outputs are driven low irrespective of the states of the CHG pin and latch outputs. <br> This allows display blanking to be set. |
| CHG | 1 | Input for testing (with a pull-down resistor) <br> The CHG pin is normally being set low. <br> If the CHG pin is low and the $\overline{\text { CL }}$ pin is high, the driver outputs (HV01 to HV40) are in phase with the corresponding latch outputs (O1 to O40). <br> If the CHG pin is low and the $\overline{\mathrm{CL}}$ pin is low, the driver outputs (HV01 to HV40) are low irrespective of the states of the latch outputs. <br> If the CHG pin is set high and the $\overline{\mathrm{CL}}$ pin is high, the driver outputs are driven high irrespective of the states of the latch outputs. <br> This provides the easy testing of all lights after final assembly. |
| HVO1-40 | 0 | High voltage driver outputs for driving a VFD tube <br> The driver outputs are in phase with the corresponding latch outputs (O1 to O40). <br> The direct connection to the grid or anode of a VFD tube eliminates pull-down resistors. |
| V DISP | - | Power supply pin for driver circuits of VFD tube |
| $V_{D D}$ | - | Power supply pin for logic |
| D-GND | - | GND pin for driver circuits of a VFD tube. (D-GND) <br> Since the D-GND is not connected to L-GND, connect this pin to the external L-GND. |
| L-GND | - | GND pin for logic circuits. (L-GND) <br> Since the L-GND pin is not connected to D-GND, connect this pin to the external D-GND. |
| R/L | 1 | Data shift direction control pin with a built-in pull-up resistor. <br> When $R / \bar{L}=$ High, the data shifts from shift register PO1 to shift register PO40. <br> When $R / \bar{L}=$ Low, the data shifts from shift register PO40 to shift register PO1. |

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Logic Supply Voltage *1 | $V_{D D}$ | Applicable to the logic supply pin | -0.3 to +6.5 | V |
| Driver Supply Voltage *1, *2 | $V_{\text {DISP }}$ | Applicable to the driver supply pin | -0.3 to +70 | V |
| Input Voltage | V IN | Applicable to all input pins | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Data Output Voltage | $\mathrm{V}_{01}$ | Applicable to the data output pin | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Driver Output Voltage | $\mathrm{V}_{\mathrm{O} 2}$ | Applicable to the driver output pin | -0.3 to $\mathrm{V}_{\text {DISP }}+0.3$ | V |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\mathrm{Ta} \leq 105^{\circ} \mathrm{C}$ | 266 | mW |
| Package Thermal Resistance *3 | Rj-a | - | 75 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage Temperature | Tstg | - | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Output Current | $\mathrm{l}_{01}$ | HVO1 to HVO40 | -50.0 to 2.0 | mA |
|  | $\mathrm{l}_{0}$ | DOUT | -2.0 to 2.0 |  |

Notes: $\quad$ *1 Maximum Supply Voltage with respect to L-GND and D-GND
*2 Permanent damage may be caused if the voltage is supplied over the rating value.
*3 Package Thermal Resistance (between junction and ambient)
The junction temperature ( Tj ) expressed by the equation indicated below should not exceed $150^{\circ} \mathrm{C}$. $\mathrm{Tj}=\mathrm{P} \times \mathrm{Rj}-\mathrm{a}+\mathrm{Ta}$ ( $\mathrm{P}:$ Maximum power dissipation)

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage (1) | $V_{\text {DD }}$ | When the power supply voltage is <br> 5.0 V (typ.) | 4.5 | 5.0 | 5.5 | V |
|  |  | When the power supply voltage is <br> 3.3 V (typ.) | 3.0 | 3.3 | 3.6 | V |
|  | $\mathrm{V}_{\text {DISP }}$ | Applicable to the driver supply <br> voltage pin | 10 | - | 65 | V |
| CLOCK Frequency | f CLK | See the timing diagram | - | - | 5 | MHz |
| Operating <br> Temperature | Ta | - | -40 | - | 105 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

DC Characteristics

| Parameter | Symbol | Condition |  |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | All inputs | $V_{D D}=5.0 \mathrm{~V} \pm 10 \%$ |  | 0.8 V DD | - | - | V |
|  |  |  | $V_{D D}=3.3 \mathrm{~V} \pm 10 \%$ |  | 0.8 V DD | - | - | V |
| Low Level Input Voltage | VIL | All inputs | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |  | - | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  |  |  | $V_{D D}=3.3 \mathrm{~V} \pm 10 \%$ |  | - | - | 0.2 V D | V |
| High Level Input Current | $\mathrm{l}_{\mathrm{H} 1}$ | $V_{1}=V_{D D}$ | CHG pin | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 5 | - | 120 | $\mu \mathrm{A}$ |
|  |  |  |  | $V_{D D}=3.3 \mathrm{~V}$ | 2.5 |  | 40 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{H} 2}$ |  | Other input pins |  | -1 | - | 1 | $\mu \mathrm{A}$ |
| Low Level Input Current | $I_{\text {IL1 }}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ | $C \bar{L}, \mathrm{R} / \bar{L}_{\text {pin }}$ | $V_{D D}=5.0 \mathrm{~V}$ | -80 | - | -5 | $\mu \mathrm{A}$ |
|  |  |  |  | $V_{D D}=3.3 \mathrm{~V}$ | -40 | - | -2.5 | $\mu \mathrm{A}$ |
|  | 1 l L2 |  | Other input pins |  | -1 | - | 1 | $\mu \mathrm{A}$ |
| Driver High Level Output Voltage | $\mathrm{V}_{\mathrm{OH1-1}}$ | HVO1 to HVO40 | $\mathrm{I}_{\text {OH1-1 }}=-40 \mathrm{~mA}$, VDISP $=65 \mathrm{~V}$ <br> Only one output is high |  | V ${ }_{\text {DISP-5 }}$ | - | - | V |
|  | $\mathrm{V}_{\text {OH1-2 }}$ | HVO1 to HVO40 | $\mathrm{l}_{\mathrm{OH} 1-2}=-2.0 \mathrm{~mA}$, <br> VDISP=65V <br> All outputs are high |  | $V_{\text {DISP-0.7 }}$ | - | - | V |
|  | $\mathrm{V}_{\text {OH2 }}$ | DOUT | $\mathrm{l}_{\mathrm{OH} 2}=-0.1 \mathrm{~mA}$ |  | $V_{D D-1.0}$ | - | - | V |
| Driver Low Level Output Voltage | $\mathrm{V}_{\text {OL1 }}$ | HVO1 to HVO40 | $\mathrm{l}_{\mathrm{oL} 1}=1.0 \mathrm{~mA}$ |  | - | - | 3.0 | V |
|  | $\mathrm{V}_{\mathrm{OL} 2}$ | DOUT | $\mathrm{l}_{\mathrm{OL} 2}=0.1 \mathrm{~mA}$ |  | - | - | 1.0 | V |
| Supply Current (1) <br> (Dynamic Mode) | ldD | $V_{D D}$ | $\begin{gathered} V_{D D}=5.0 \pm 10 \% \\ \text { Input Data }=\text { " } 1 \text { " "0" " } 1 \text { ".. } \end{gathered}$ |  | - | - | 2.5 | mA |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=3.3 \pm 10 \% \\ \text { Input Data }=1 \text { " "0" " } 1 \text { ".. } \end{gathered}$ |  | - | - | 2.0 | mA |
|  | $\mathrm{I}_{\text {DISP }}$ | $\mathrm{V}_{\text {DISP }}$ | Input Data = " 1 " "0" " 1 ".. |  | - | - | 0.5 | mA |
| Supply Current (2) (Static Mode) | IDDS1 | $V_{D D}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | - | - | 1.0 | $\mu \mathrm{A}$ |
|  | IDDS2 |  | $\begin{gathered} \text { No Op } \\ \text { Ta } \end{gathered}$ | $\begin{aligned} & \text { eration } \\ & 85^{\circ} \mathrm{C} \end{aligned}$ | - | - | 10.0 | $\mu \mathrm{A}$ |
|  | IDISPS1 |  | $\begin{gathered} \text { No Op } \\ \mathrm{Ta}= \end{gathered}$ | $\begin{aligned} & \text { eration } \\ & 25^{\circ} \mathrm{C} \end{aligned}$ | - | - | 1.0 | $\mu \mathrm{A}$ |
|  | IDISPS2 | V | $\begin{aligned} & \text { No Op } \\ & \mathrm{Ta}= \end{aligned}$ | ration <br> $85^{\circ} \mathrm{C}$ | - | - | 20.0 | $\mu \mathrm{A}$ |

## AC Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=3.0\right.$ to 3.6 V or 4.5 to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DISP}}=10$ to $65 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK Pulse Width | $t_{\text {w(CLK) }}$ | - | 75 | - | - | ns |
| DATA Setup Time | $\mathrm{t}_{\text {SU(D-CLK }}$ | - | 80 | - | - | ns |
| DATA Hold Time | $\mathrm{t}_{\text {H(CLK-D) }}$ | - | 50 | - | - | ns |
| Latch Probe Pulse Width | tw(LS) | - | 80 | - | - | ns |
| CHG Pulse Width | $\mathrm{tw}_{(\mathrm{CHG})}$ | - | 6 | - | - | $\mu \mathrm{s}$ |
| $\overline{\text { CL Pulse Width }}$ | $\mathrm{tw}_{\text {(CL) }}$ | - | 6 | - | - | $\mu \mathrm{S}$ |
| CLK-LS Delay Time | tsu(CLK-LS) | - | 50 | - | - | ns |
| LS-CLK Delay Time | tsu(LS-CLK) | - | 0 | - | - | ns |
| LS-CHG Delay Time | tsu(LS-CHG) | - | 0 | - | - | $\mu \mathrm{s}$ |
| LS-CL Delay Time | tsu(LS-CL) | - | 0 | - | - | $\mu \mathrm{s}$ |
| DATA OUT Delay Time | $t_{\text {PD }}$ | $\mathrm{ClI}_{11}=30 \mathrm{pF}$ | - | - | 300 | ns |
| All Output Delay Time | $t_{\text {DLH }}$ | $\begin{gathered} C_{I_{d}}=100 \mathrm{pF} \\ \mathrm{t}_{\mathrm{R}}=20 \text { to } 80 \% \\ \mathrm{t}_{\mathrm{F}}=80 \text { to } 20 \% \end{gathered}$ | - | 0.3 | 1.0 | $\mu \mathrm{S}$ |
|  | $\mathrm{t}_{\text {DLL }}$ |  | - | 2.0 | 5.0 | $\mu \mathrm{S}$ |
| All Output Slew Rate | ${ }_{\text {t }}^{\text {LLH }}$ | $\begin{gathered} C_{\text {Id }}=100 \mathrm{pF} \\ \mathrm{t}_{\mathrm{R}}=20 \text { to } 80 \% \\ \mathrm{t}_{\mathrm{F}}=80 \text { to } 20 \% \end{gathered}$ | - | 0.3 | 1.0 | $\mu \mathrm{S}$ |
|  | ${ }_{\text {t }}^{\text {HLL }}$ |  | - | 2.0 | 5.0 | $\mu \mathrm{S}$ |

## TIMING DIAGRAM

| Symbol | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ | $\mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |
| :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}} / \mathrm{V}_{\mathrm{IL}}$ | $0.8 \mathrm{~V}_{\mathrm{DD}} / 0.2 \mathrm{~V}_{\mathrm{DD}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}} / 0.3 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{OH}} / \mathrm{V}_{\mathrm{OL}}$ | $0.8 \mathrm{~V}_{\mathrm{DISP}} / 0.2 \mathrm{~V}_{\mathrm{DISP}}$ | $0.8 \mathrm{~V}_{\mathrm{DISP}} / 0.2 \mathrm{~V}_{\mathrm{DISP}}$ |
|  | $0.8 \mathrm{~V}_{\mathrm{DD}} / 0.2 \mathrm{~V}_{\mathrm{DD}}$ | $0.8 \mathrm{~V}_{\mathrm{DD}} / 0.2 \mathrm{~V}_{\mathrm{DD}}$ |



## FUNCTIONAL DESCRIPTION

## Function Table

Shift register

| Input |  |  |  | Shift Register Parallel Out |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK | R/ $\bar{L}$ | DIN | PO1 | PO2 |  | PO39 | PO40 | DOUT |
| $\boldsymbol{\nabla}$ | X | X | Not changed |  |  |  |  |  |
| $\boldsymbol{\sim}$ | H | L | L | PO1n |  | PO38n | PO39n | PO40 |
| $\boldsymbol{\sim}$ | H | H | H | PO1n |  | PO38n | PO39n | PO40 |
| $\boldsymbol{\sim}$ | L | L | PO2n | PO3n |  | PO40n | L | PO1 |
| $\boldsymbol{\sim}$ | L | H | PO2n | PO3n |  | PO40n | H | PO1 |

X: Don't Care
PO1n to PO40n: PO1 to PO40 data just before CLOCK rises.
Latch

| Input | Shift Register Parallel Out | Latch Output |
| :---: | :---: | :---: |
| LS | POm | Om |
| L | X | Not changed |
| H | L | L |
| H | H | H |
| X: Don't Care, m: 1 to 40 |  |  |

Driver output

| Input |  | Latch Output | Driver Output |
| :---: | :---: | :---: | :---: |
| $\overline{\text { CL }}$ | CHG | Om | HVOm |
| L | X | X | L |
| H | H | X | H |
| H | L | L | L |
| H | L | H | H |

X: Don't Care, m: 1 to 40

## POWER-ON/OFF TIMING



To prevent IC from malfunctioning, VDIsP should be applied after VDD is applied. When turning off the power, $\mathrm{V}_{\mathrm{DD}}$ should be applied after $\mathrm{V}_{\text {DISP }}$ is applied.

## NOTES ON USE

1. Connect D-GND to L-GND externally to be an equal potential voltage.
2. The contents of the shift register are undefined when the power is applied.

Therefore, unnecessary driver outputs may be driven high just after power-on, and the VFD tube may flicker.
To avoid this, follow the procedures:

1) Apply the driver power supply after applying the logic power supply, with the $\overline{\mathrm{CL}}$ pin remained low.
2) Start displaying by setting the $\overline{C L}$ pin high after putting display data from the shift register through the DIN pin.

## PACKAGE DIMENSIONS

(Unit: mm)


Notes for Mounting the Surface Mount Type Package
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## REVISION HISTORY

| Document No. | Date | Page |  | Description |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Previous Edition | Current Edition |  |
| PEDL9272-01 | Dec. 21, 2005 | - | - | Preliminary edition 1 |
| PEDL9272-02 | Mar. 17, 2006 | 1 | 1 | IoHvH2 (All the driver outputs:"H") $-7 \mathrm{~mA} \rightarrow-2 \mathrm{~mA}$ |
|  |  | 7 | 7 | $\mathrm{I}_{\mathrm{IH} 1} \mathrm{MAX} 80 \mu \mathrm{~A} \rightarrow 120 \mu \mathrm{~A}$ <br> $\mathrm{V}_{\mathrm{OH} 1-1} \mathrm{MIN} \mathrm{V}_{\text {DISP }}-4.0 \mathrm{~V} \rightarrow \mathrm{~V}_{\text {DISP }}-5.0 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{OH} 1-2}$ Condition $\mathrm{l}_{\mathrm{OH} 1-2}=-7.0 \mathrm{~mA} \rightarrow-2.0 \mathrm{~mA}$ |
|  |  | 8 | 8 | CHG Pulse Width, $\overline{\mathrm{CL}}$ Pulse Width Min $2 \mu \mathrm{~s} \rightarrow 6 \mu \mathrm{~s}$ |
| FEDL9272-02 | April. 27, 2006 | - | - | Final edition 1 |

## NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.
The content specified herein is subject to change for improvement without notice.
The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.
Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.
The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).
The Products specified in this document are not designed to be radiation tolerant.
While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.
Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.
If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2006-2011 LAPIS Semiconductor Co., Ltd.

