



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## 1. Features and Benefits

- LIN 2.x/SAE J2602 and ISO17987-4 compliant
- Quad/Dual - enhanced master transceiver function for each channel
- Backward compatible to quad-channel master transceiver MLX80001
- Lowest space (QFN4x4, wettable flanks) and minimized external components
- Quad/Dual versions with same package and foot print for cost/space optimized design
- Slew rate selection and High Speed Flash mode
- Wide operating voltage range  $V_S = 5$  to 27 V
- Fully compatible to 3.3V and 5V devices
- Very low standby current consumption of (typ) 10 $\mu$ A in sleep mode
- WAKE input for local wake-up capability
- Remote and local wake-up source recognition
- Control output INH for external components
- Integrated termination (resistor & decoupling diode) for both LIN master & slave nodes
- TxD dominant time out function in slave configuration
- RxD dominant time out function in master configuration
- Sleep timer
- Low EME (emission) and high EMI (immunity) level
- High impedance LIN pin in case of loss of ground or battery
- Enhanced ESD robustness
  - +/- 10kV according to IEC 61000-4-2 for pins LIN, Vs and WAKE

## 2. Ordering Information

| Product Code | Temperature Code | Package Code | Option Code | Packing Form Code |
|--------------|------------------|--------------|-------------|-------------------|
| MLX80002     | K                | LW           | CAA-001     | RE                |
| MLX80004     | K                | LW           | BAA-001     | RE                |

### Legend:

Temperature Code: K = -40 to 125°C  
Package Code: LW = Quad Flat Package (QFN), wettable flanks  
Option Code: BAA-001 = Design Revision  
Packing Form: RE = Reel  
Ordering example: MLX80004 KLW-BAA-001-RE

### 3. General Description

The MLX80004(2) is a quad/dual LIN transceiver physical layer device for a single wire data link capable of operating in applications using baud rates up to 20kBd. It is compliant to LIN2.x as well as to the SAE J2602 specifications. The IC furthermore can be used in ISO9141 systems. The MLX80004 is functionally compatible to the MLX80001 quad master LIN transceiver.

The device is flexible for use in LIN – master applications and slave applications as well.

Due to the integrated master termination and the high ESD/EMC robustness of the device a minimum space and number of external components is required.

The number of LIN – channels can be easily adapted on the application requirements by combinations of quad and dual channel devices within the same foot print.

Because of the very low power consumption of the MLX80004 while being in sleep mode it's suitable for ECU applications with hard standby current requirements. The implemented high resistive LIN - termination in sleep mode as well as the RxD dominant time-out feature allows a comfortable handling of LIN short circuits to GND.

In order to reduce the power consumption in case of failure modes, the integrated sleep timer takes care for switching the IC into the most power saving sleep mode after Power-On or Wake-Up events are not followed by a mode change response of the microcontroller.

The MLX80004/2 has an improved EMI performance and ESD robustness according to the OEM Common Hardware Requirements for LIN in Automotive Applications Rev.1.2.

By using the MODE0/1 pins the application can be easily adapted on the required baud rate in order to optimize the EMC emissions. A high speed Flash Mode with disabled slew rate control is available as well.

To fulfill different OEM requirements, the integrated master termination can be disabled and external master resistors and decoupling diodes can be used. In this mode the MLX80004/2 can be used in slave applications as well.

## 4. Table of Contents

|       |  |    |
|-------|--|----|
| 1.    | Features and Benefits.....                     | 1  |
| 2.    | Ordering Information .....                     | 1  |
| 3.    | General Description .....                      | 2  |
| 4.    | Table of Contents.....                         | 3  |
| 5.    | Block Diagram .....                            | 5  |
| 6.    | Pin Description.....                           | 6  |
| 7.    | Electrical Specification.....                  | 7  |
| 7.1   | Operating Conditions .....                     | 7  |
| 7.2   | Absolute Maximum Ratings .....                 | 8  |
| 7.3   | Static Characteristics .....                   | 9  |
| 7.4   | Dynamic Characteristics.....                   | 12 |
| 7.4.1 | Duty Cycle Calculation .....                   | 13 |
| 8.    | Functional Description .....                   | 15 |
| 8.1   | Operating Modes.....                           | 16 |
| 8.2   | Initialization and Standby mode .....          | 16 |
| 8.3   | Active Modes .....                             | 16 |
| 8.3.1 | High Speed mode.....                           | 17 |
| 8.3.2 | Low speed mode.....                            | 17 |
| 8.3.3 | Normal speed mode .....                        | 17 |
| 8.4   | Sleep Mode.....                                | 17 |
| 8.5   | Wake Up.....                                   | 18 |
| 8.6   | Wake Up Source Recognition .....               | 18 |
| 8.7   | Master / Slave configuration .....             | 21 |
| 9.    | Fail-safe Features .....                       | 22 |
| 9.1   | Loss of battery .....                          | 22 |
| 9.2   | Loss of Ground.....                            | 22 |
| 9.3   | Short circuit to battery.....                  | 22 |
| 9.4   | Ground shift and short circuit to ground ..... | 22 |
| 9.5   | Thermal overload .....                         | 22 |
| 9.6   | Undervoltage lock out.....                     | 22 |
| 9.7   | Open Circuit protection .....                  | 22 |
| 9.8   | TxDx faulty start protection .....             | 23 |
| 9.9   | RxDx dominant time-out.....                    | 23 |
| 9.10  | TxDx dominant time-out .....                   | 23 |
| 10.   | Application Example.....                       | 24 |
| 10.1  | Enhanced Master Mode.....                      | 24 |
| 10.2  | Standard Transceiver Mode.....                 | 25 |

|        |  |           |
|--------|--|-----------|
| 10.3   | Application Circuitry for EMC .....  | 26        |
| 10.3.1 | External Circuitry on Supply Lines .....   | 27        |
| 10.3.2 | External Circuitry on LIN Lines.....   | 27        |
| 10.3.3 | External Circuitry on Signal Lines.....  | 27        |
| 11.    | <b>Mechanical Specification QFN24 .....</b>  | <b>28</b> |
| 12.    | <b>Package Marking Information.....</b>  | <b>29</b> |
| 13.    | <b>Tape and Reel Specification.....</b>  | <b>30</b> |
| 14.    | <b>ESD and EMC.....</b>  | <b>33</b> |
| 14.1   | Automotive Qualification Test Pulses.....  | 33        |
| 14.2   | Test Pulses On supply Lines .....  | 33        |
| 14.3   | Test pulses on Pin LIN.....  | 34        |
| 14.4   | Test pulses on signal lines .....  | 34        |
| 14.5   | Test circuitry for automotive transients.....  | 35        |
| 14.6   | EMC Test pulse definition .....  | 36        |
| 15.    | <b>Standard information regarding manufacturability of Melexis products with different soldering processes .....</b> | <b>37</b> |
| 16.    | <b>Disclaimer .....</b>  | <b>38</b> |

## 5. Block Diagram




Figure 1: Block Diagram MLX80004/2.

## 6. Pin Description




Figure 2: Pinout MLX80004 QFN24 package




Figure 3: Pinout MLX80002 QFN24 package

Table 1: Pin List

| Pin  | MLX80004   | MLX80002 | I/O-Type | Description   |
|------|------------|----------|----------|---|
| 1    | RxD1       |          | O        | Receive Data LIN Ch1, open drain                        |
| 2    | TxD1       |          | I        | Transmit Data LIN Ch1 (+ local WU-Flag)                 |
| 3    | MODE0      |          | I        | Operating Mode Selection Input 1                        |
| 4    | MODE1      |          | I        | Operating Mode Selection Input 2                        |
| 5    | TxD4       | N.C.     | I        | Transmit Data LIN Ch4                                   |
| 6    | RxD4       | N.C.     | O        | Receive Data LIN Ch4, open drain                        |
| 7    | DIS_MAS    |          | I        | disable integrated master resistor                      |
| 8    | N.C.       |          |          |   |
| 9    | LIN4       | N.C.     | I/O      | LIN Bus Ch4   |
| 10   | GNDL       |          | G        | Ground LIN  |
| 11   | LIN3       | N.C.     | I/O      | LIN Bus Ch3   |
| 12   | WAKE       |          | I        | local wake up input, low active                         |
| 13   | RxD3       | N.C.     | O        | Receive Data LIN Ch3, open drain                        |
| 14   | TxD3       | N.C.     | I        | Transmit Data LIN Ch3                                   |
| 15   | GND        |          | G        | Ground  |
| 16   | TxD2       |          | I        | Transmit Data LIN Ch2                                   |
| 17   | RxD2       |          | O        | Receive Data LIN Ch2, open drain                        |
| 18   | N.C.       |          |          |   |
| 19   | INH        |          | O        | HV High Side Control Pin                                |
| 20   | VS         |          | P        | Battery Voltage   |
| 21   | LIN2       |          | I/O      | LIN Bus Ch2   |
| 22   | GNDL       |          | G        | Ground LIN  |
| 23   | LIN1       |          | I/O      | LIN Bus Ch1   |
| 24   | N.C.       |          |          |   |
| EPad | GND / GNDL |          | G        | Exposed Pad of Package (grounded heatsink) <sup>1</sup> |

<sup>1</sup> For enhanced thermal and electrical performance, the exposed pad of the QFN package should be soldered to the board ground plane (and not to any other voltage level).

## 7. Electrical Specification

All voltages are referenced to ground (GND). Positive currents flow into the IC.

The absolute maximum ratings (in accordance with IEC 60 134) given in the table below are limiting values that do not lead to a permanent damage of the device but exceeding any of these limits may do so. Long term exposure to limiting values may affect the reliability of the device.

### 7.1. Operating Conditions

*Table 2: Operating Conditions*

| Nr. | Parameter                                       | Symbol                | Min  | Max  | Unit | Remark                       |
|-----|---|-----------------------|------|------|------|------------------------------|
| 101 | Battery supply voltage [1] [2]                  | V <sub>S</sub>        | 5    | 27   | V    |                              |
| 102 | Extended battery supply voltage                 | V <sub>S_NON_OP</sub> | 5    | 40   | V    | Parameter deviations allowed |
| 103 | Operating ambient temperature                   | T <sub>amb</sub>      | -40  | +125 | °C   |                              |
| 104 | Voltage on low voltage I/Os (RxTx, TxTx, MODEx) | RxDx, TxDx, MODEx     | -0.3 | 5.5  | V    |                              |

- 
- [1] V<sub>S</sub> is the IC supply voltage including voltage drop of reverse battery protection diode, V<sub>DROP</sub> = 0.4 to 1V,  
[2] Operating voltage range of the LIN2.x/SAE J2602 plug & play specification is 7V...18V

## 7.2. Absolute Maximum Ratings

*Table 3: Absolute Maximum Ratings*

| Nr. | Parameter   | Symbol                            | Condition  | Min        | Max         | Unit |
|-----|---|-----------------------------------|--|------------|-------------|------|
| 201 | Battery Supply Voltage                                  | $V_S$                             | Respective to GND  | -0.3       | 40          | V    |
| 202 | Transients at battery supply voltage                    | $V_{VS,tr1}$                      | ISO 7637/2 pulse 1 <sup>[1]</sup>                              | -100       |             | V    |
| 203 | Transients at battery supply voltage                    | $V_{VS,tr2}$                      | ISO 7637/2 pulse 2 <sup>[1]</sup>                              |            | 75          | V    |
| 204 | Transients at high voltage signal pins                  | $V_{LIN,tr1}$                     | ISO 7637/3 pulses 1 <sup>[2]</sup>                             | -30        |             | V    |
| 205 | Transients at high voltage signal pins                  | $V_{LIN..tr2}$                    | ISO 7637/3 pulses 2 <sup>[2]</sup>                             |            | 30          | V    |
| 206 | Transients at high voltage signal and power supply pins | $V_{HV,tr3}$                      | ISO 7637/2 pulses 3A, 3B <sup>[3]</sup>                        | -150       | 100         | V    |
| 207 | DC voltage LINx   | $V_{LIN\_DC}$                     | Respective to GND and $V_S$<br>Loss of Ground( $V_{GND}=V_S$ ) | -20<br>-30 | 40<br>40    | V    |
| 208 | DC voltage WAKE   | $V_{WAKE\_DC}$                    | Respective to GND and $V_S$<br>Loss of Ground( $V_{GND}=V_S$ ) | -20<br>-30 | 40<br>40    | V    |
| 209 | DC voltage INH, DIS_MAS                                 | $V_{INH\_DC}$<br>$V_{DISMAS\_DC}$ |  | -0.3       | $V_S + 0.3$ | V    |
| 210 | DC voltage low voltage I/O's (RxDx,TxDx,MODEx)          | $V_{IV\_DC}$                      |  | -0.3       | 7           | V    |
| 211 | ESD voltage, IEC 61000-4-2 <sup>[4]</sup>               | $V_{ESD}$                         | Pin LIN, VS, WAKE  | -10        | 10          | kV   |
| 212 | ESD voltage, HBM (CDF-AEC-Q100-002)                     | $V_{ESD}$                         | Pin LIN, $V_S$ , WAKE, INH<br>vs GND                           | -8         | 8           | kV   |
|     |   |                                   | All other pins   | -3         | 3           | kV   |
| 213 | ESD voltage, CDM (CDF-AEC-Q100-011)                     | $V_{ESD}$                         |  | -1000      | 1000        | V    |
| 214 | Maximum latch - up free current at any Pin              | $I_{LATCH}$                       |  | -500       | 500         | mA   |
| 215 | Thermal impedance                                       | $\Theta_{JA}$                     | JEDEC 1s2p board   |            | 50          | K/W  |
| 216 | Storage temperature                                     | $T_{stg}$                         |  | -55        | 150         | °C   |
| 217 | Junction temperature                                    | $T_{vj}$                          |  | -40        | 150         | °C   |

[1] ISO 7637/2 test pulses are applied to VS via a reverse polarity diode and >10uF blocking capacitor.

[2] ISO 7637/3 test pulses are applied to LIN via a coupling capacitance of 100nF.

[3] ISO 7637/3 test pulses are applied to LIN via a coupling capacitance of 1nF. ISO 7637/2 test pulses are applied to VS via a reverse polarity diode and >10uF blocking capacitor

[4] IEC 61000-4-2 validated by external Lab during product qualification (see application examples)

## 7.3. Static Characteristics

Table 4: Static Characteristics

Unless otherwise specified all values in the following tables are valid for  $V_S = 5$  to 27V and  $T_j = -40$  to 150°C. All voltages are referenced to ground (GND), positive currents flow into the IC.

| Nr.                           | Parameter  | Symbol              | Condition   | Min              | Typ  | Max              | Unit    |
|-------------------------------|--|---------------------|---|------------------|------|------------------|---------|
| <b>PIN VS</b>                 |  |                     |   |                  |      |                  |         |
| 301                           | Undervoltage lockout   | $V_{S\_UV}$         |   | 2.4              |      | 4.8              | V       |
| 302                           | Undervoltage lockout hysteresis <sup>[1]</sup>                               | $V_{S\_UV\_hys}$    |   | 0.1              | 0.3  | 0.7              | V       |
| 303                           | Supply current, sleep mode   | $I_{SS1}$           | $V_{MODex} = 0V, T_j \leq 85C$<br>$V_{WAKE} = V_{LINx} = V_S \leq 14V$                  |                  | 9    | 15               | $\mu A$ |
|                               |  |                     | $V_{MODex} = 0V, T_j \leq 125C$<br>$V_{WAKE} = V_{LINx} = V_S \leq 18V$                 |                  |      | 20               | $\mu A$ |
| 304                           | Supply current standby mode  | $I_{SBY}$           | $V_{MODex} = 0V,$<br>after POR or WU  | 100              | 200  | 400              | $\mu A$ |
| 305                           | Supply current active mode, dominant Standard transceiver mode               | $I_{SD\_slave}$     | $V_{MODex} = 5V, V_{TxD1-4} = 0V$<br>$DIS\_MAS = V_S (80004)$                           |                  | 12   | 15               | mA      |
|                               |  |                     | $V_{MODex} = 5V, V_{TxD1-2} = 0V$<br>$DIS\_MAS = V_S (80002)$                           |                  | 7    | 9                |         |
| 306                           | Supply current active mode, dominant Enhanced master mode                    | $I_{SD\_master}$    | $V_{MODex} = 5V, V_{TxD1-4} = 0V$<br>$DIS\_MAS = 0V (80004)$                            |                  | 100  | 125              | mA      |
|                               |  |                     | $V_{MODex} = 5V, V_{TxD1-2} = 0V$<br>$DIS\_MAS = 0V (80002)$                            |                  | 50   | 65               |         |
| 307                           | Supply current active mode, recessive  | $I_{SR}$            | $V_{MODex} = 5V, V_{TxD1-4} = 5V$   |                  | 3    | 5                | mA      |
| <b>PIN LINx – Transmitter</b> |  |                     |   |                  |      |                  |         |
| 310                           | Transmitter internal capacitance <sup>[1]</sup>                              | $C_{LIN}$           | Capacitance on pins LINx to GND   |                  | 30   | 40               | pF      |
| 311                           | Short circuit bus current  | $I_{BUS\_LIM}$      | $V_{LIN} = V_S,$<br>$V_{MODex} = 5V, V_{TxDx} = 0V$                                     | 40               | 100  | 200              | mA      |
| 312                           | Pull up resistance bus, normal & standby mode                                | $R_{SLAVE}$         | $V_{DIS\_MAS} = V_S$  | 20               | 30   | 60               | kΩ      |
| 313                           | Pull up resistance bus, normal & standby mode                                | $R_{Master}$        | $V_{DIS\_MAS} = 0V$   | 900              | 1000 | 1100             | Ω       |
| 314                           | Pull up current bus, sleep mode  | $I_{SLAVE\_SLEEP}$  | $V_{LINx} = 0V, V_S = 12V,$<br>$V_{MODex} = 0V, V_{TxDx} = 5V$                          | -100             | -60  | -20              | $\mu A$ |
| 315                           | Voltage drop at int. diode in pull up path R <sub>SLAVE</sub> <sup>[1]</sup> | $V_{SerDiode}$      |   | 0.4              |      | 1                | V       |
| 316                           | Receiver dominant input leakage current including pull up resistor           | $I_{BUS\_PAS\_dom}$ | $V_{LINx} = 0V, V_S = 12V,$<br>$V_{MODex} = 5V, V_{TxDx} = 5V,$<br>$V_{DIS\_MAS} = V_S$ | -400             |      |                  | $\mu A$ |
| 317                           | Receiver recessive input leakage current                                     | $I_{BUS\_PAS\_rec}$ | $V_{LINx} = 18V, V_S = 5V,$<br>$V_{MODex} = 5V, V_{TxDx} = 5V,$<br>$T_{amb} < 125°C$    |                  |      | 20               | $\mu A$ |
| 318                           | Bus reverse current loss of battery <sup>[2]</sup>                           | $I_{BUS\_NO\_BAT}$  | $V_S = 0V,$<br>$0V < V_{LINx} < 18V$<br>$T_{amb} < 125°C$                               |                  |      | 20               | $\mu A$ |
| 319                           | Bus current during loss of ground <sup>[2]</sup>                             | $I_{BUS\_NO\_GND}$  | $V_S = V_{GND} = 12V,$<br>$0 < V_{LINx} < 18V$  | -10              |      | 50               | $\mu A$ |
| 320                           | Transmitter dominant voltage <sup>[2]</sup>                                  | $V_{ohbus}$         | $R_{load} = 500\Omega, V_S = 5V$  | 0                |      | 1.2              | V       |
|                               |  |                     | $R_{load} = 500\Omega, V_S \geq 7V$   | 0                |      | $0.2 \times V_S$ |         |
| 321                           | Transmitter recessive voltage <sup>[2]</sup>                                 | $V_{ohbus}$         | $V_{MODex} = 0/5V, V_{TxDx} = 5V$   | $0.8 \times V_S$ |      | $1 \times V_S$   | V       |

| Nr.                          | Parameter                          | Symbol            | Condition                                      | Min                | Typ              | Max                | Unit |
|------------------------------|------------------------------------|-------------------|--|--------------------|------------------|--------------------|------|
| <b>PIN LINx – Receiver</b>   |                                    |                   |  |                    |                  |                    |      |
| 322                          | Receiver dominant voltage          | $V_{BUSdom}$      |  |                    |                  | $0.4 \times V_S$   | V    |
| 323                          | Receiver recessive voltage         | $V_{BUSrec}$      |  | $0.6 \times V_S$   |                  |                    | V    |
| 324                          | Center point of receiver threshold | $V_{BUS\_cnt}$    | $V_{BUS\_cnt} = (V_{BUSdom} + V_{BUSrec})/2$   | $0.475 \times V_S$ | $0.5 \times V_S$ | $0.525 \times V_S$ | V    |
| 325                          | Receiver hysteresis                | $V_{HYS}$         | $V_{HYS} = (V_{BUSrec} - V_{BUSdom})$          |                    |                  | $0.175 \times V_S$ | V    |
| <b>PIN MODE0/1, TxD2/3/4</b> |                                    |                   |  |                    |                  |                    |      |
| 331                          | High level input voltage           | $V_{ih\_xx}$      | Rising edge                                    | 2                  |                  |                    | V    |
| 332                          | Low level input voltage            | $V_{il\_xx}$      | Falling edge                                   |                    |                  | 0.8                | V    |
| 333                          | pull down resistor                 | $R_{pd\_xx}$      | $V_{ih\_xx} = 5V$                              | 200                | 350              | 600                | kΩ   |
| 334                          | Leakage Current                    | $I_{leak\_xx}$    | $V_{il\_xx} = 0V$                              | -5                 |                  | 5                  | μA   |
| <b>PIN TxD1</b>              |                                    |                   |  |                    |                  |                    |      |
| 341                          | High level input voltage           | $V_{ih\_TxD1}$    | Rising edge                                    | 2                  |                  |                    | V    |
| 342                          | Low level input voltage            | $V_{il\_TxD1}$    | Falling edge                                   |                    |                  | 0.8                | V    |
| 343                          | pull down resistor                 | $R_{pd\_TxD1}$    | $V_{TxD1} = 5V$                                | 200                | 350              | 600                | kΩ   |
| 344                          | Low level output voltage           | $V_{ol\_txd1}$    | $I_{TxD1} = 2mA$<br>Local WU flag              |                    |                  | 0.6                | V    |
| 345                          | Leakage Current                    | $I_{leak\_TxD1}$  | $V_{TxD1} = 0V$                                | -5                 |                  | 5                  | μA   |
| <b>PIN RxDx</b>              |                                    |                   |  |                    |                  |                    |      |
| 351                          | Low level output voltage           | $V_{ol\_rxdx}$    | $I_{RxDx} = 2mA$                               |                    |                  | 0.6                | V    |
| 352                          | Leakage Current high               | $I_{leakh\_rxdx}$ | $V_{RxDx} = 5V, V_{TxDx} = 5V, V_{M0/1} = 5V$  | -5                 |                  | 5                  | μA   |
| 353                          | Leakage Current low                | $I_{leakl\_rxdx}$ | $V_{RxDx} = 0V, V_{TxDx} = 5V, V_{M0Dex} = 5V$ | -5                 |                  | 5                  | μA   |
| <b>PIN INH</b>               |                                    |                   |  |                    |                  |                    |      |
| 361                          | On resistance INH                  | $R_{on\_inh}$     | $V_S = 12V, T_j \leq 125^\circ C$              |                    | 20               | 50                 | Ω    |
| 362                          | Leakage current INH high           | $I_{leakh\_inh}$  | $V_{M0Dex} = 0V, V_{INH} = 27V$                | -5                 |                  | 5                  | μA   |
| 363                          | Leakage current INH low            | $I_{leakl\_inh}$  | $V_{M0Dex} = V_{INH} = 0V$                     | -5                 |                  | 5                  | μA   |
| <b>PIN WAKE</b>              |                                    |                   |  |                    |                  |                    |      |
| 371                          | High level input voltage           | $V_{ih\_WAKE}$    | Sleep mode                                     | $V_S - 1V$         |                  |                    | V    |
| 372                          | Low level input voltage            | $V_{il\_WAKE}$    | Sleep mode                                     |                    |                  | $V_S - 3.3V$       | V    |
| 373                          | Pull up current WAKE               | $I_{WAKE\_PU}$    | $V_{WAKE} = 0$                                 | -30                | -10              | -1                 | μA   |
| 374                          | Leakage current WAKEhigh           | $I_{WAKE\_lk}$    | $V_{WAKE} = V_S = 27V$                         | -5                 |                  | 5                  | μA   |

| Nr.                       | Parameter                         | Symbol              | Condition                            | Min | Typ | Max        | Unit    |
|---------------------------|-----------------------------------|---------------------|--------------------------------------|-----|-----|------------|---------|
| <b>PIN DIS_MAS</b>        |                                   |                     |                                      |     |     |            |         |
| 381                       | High level input voltage          | $V_{ih\_DIS\_MAS}$  | Active modes                         | 4   |     | $V_S+0.3V$ | V       |
| 382                       | Low level input voltage           | $V_{il\_DIS\_MAS}$  | Active modes                         |     |     | 1.9        | V       |
| 383                       | Pull down current DIS_MAS         | $I_{DIS\_MAS\_PD}$  | Active modes                         |     | 50  | 60         | $\mu A$ |
| 384                       | Leakage current DIS_MAS_low       | $I_{DIS\_MAS\_lkl}$ | $V_{DIS\_MAS} = 0V$                  | -5  |     | 5          | $\mu A$ |
| 385                       | Leakage current DIS_MAS_high      | $I_{DIS\_MAS\_lkh}$ | $V_{DIS\_MAS} = 27V$ ,<br>sleep mode | -5  |     | 5          | $\mu A$ |
| <b>Thermal Protection</b> |                                   |                     |                                      |     |     |            |         |
| 391                       | Thermal shutdown <sup>[1]</sup>   | $T_{sd}$            |                                      | 155 | 170 | 190        | °C      |
| 392                       | Thermal hysteresis <sup>[1]</sup> | $T_{hys}$           |                                      |     | 10  | 30         | °C      |

[1] No production test, guaranteed by design and qualification

[2] In accordance to SAE J2602

## 7.4. Dynamic Characteristics

*Table 5: Dynamic Characteristics*

Unless otherwise specified all values in the following table are valid for  $V_S = 5$  to  $27V$  and  $T_J = -40$  to  $150^\circ C$ .

| Nr. | Parameter                             | Symbol              | Condition  | Min   | Typ | Max   | Unit          |
|-----|---------------------------------------|---------------------|--|-------|-----|-------|---------------|
| 401 | Propagation delay receiver [1]        | $t_{rx\_pdf}$       | $C_{RXD} = 25\text{pF}$ falling edge                       |       |     | 6     | $\mu\text{s}$ |
| 402 | Propagation delay receiver [1]        | $t_{rx\_pdr}$       | $C_{RXD} = 25\text{pF}$ rising edge                        |       |     | 6     | $\mu\text{s}$ |
| 403 | Propagation delay receiver symmetry   | $t_{rx\_sym}$       | Calculate $t_{rx\_pdf} - t_{rx\_pdr}$                      | -2    |     | 2     | $\mu\text{s}$ |
| 404 | Receiver debounce time [2]            | $t_{rx\_deb}$       | LIN rising & falling edge                                  | 0.5   |     | 4     | $\mu\text{s}$ |
| 411 | LIN duty cycle 1 [2] [3] [5]          | D1                  | 20kbps operation,<br>normal mode<br>$V_S = 7$ to $18V$     | 0.396 |     |       |               |
| 412 | LIN duty cycle 2 [2] [3] [5]          | D2                  | 20kbps operation,<br>normal mode<br>$V_S = 7$ to $18V$     |       |     | 0.581 |               |
| 413 | LIN duty cycle 3 [2] [3] [5]          | D3                  | 10.4kbs operation,<br>low speed mode<br>$V_S = 7$ to $18V$ | 0.417 |     |       |               |
| 414 | LIN duty cycle 4 [2] [3] [5]          | D4                  | 10.4kbs operation,<br>low speed mode<br>$V_S = 7$ to $18V$ |       |     | 0.590 |               |
| 415 | $t_{REC(MAX)} - t_{DOM(MIN)}$ [4] [5] | $\Delta t_3$        | 10.4kbs operation,<br>low speed mode                       |       |     | 15.9  | $\mu\text{s}$ |
| 416 | $t_{DOM(MAX)} - t_{REC(MIN)}$ [4] [5] | $\Delta t_4$        | 10.4kbs operation,<br>low speed mode                       |       |     | 17.28 | $\mu\text{s}$ |
| 421 | Remote Wake-up filter time            | $t_{wu\_remote}$    | sleep mode,<br>LIN dominant time before<br>rising edge     | 30    |     | 150   | $\mu\text{s}$ |
| 422 | Local Wake-up filter time             | $t_{wu\_local}$     | sleep mode,<br>WAKE falling edge                           | 10    |     | 50    | $\mu\text{s}$ |
| 431 | Delay from Standby to Sleep Mode      | $t_{dsleep}$        | $V_{MODEx} = 0$  | 150   |     | 500   | ms            |
| 432 | TxDx dominant time out time           | $t_{TxDx\_to}$      | active modes,<br>$V_{TxDx} = 0$                            | 27    |     | 60    | ms            |
| 433 | RxDx dominant time out time           | $T_{RxDx\_to}$      | active modes,<br>$V_{LINx} = 0$ , $V_{DIS\_MAS} = 0$       | 27    |     | 60    | ms            |
| 441 | MODEx – debounce time                 | $T_{MODE\_deb}$     | active $\leftrightarrow$ sleep mode<br>transitions         | 1     | 2   | 5     | $\mu\text{s}$ |
| 442 | DIS_MAS – debounce time               | $T_{DIS\_MAS\_deb}$ | master $\leftrightarrow$ slave transitions                 | 1     | 2   | 5     | $\mu\text{s}$ |

[1] This parameter is tested by applying a square wave signal to the LIN. The minimum slew rate for the LIN rising and falling edges is  $50\text{V}/\mu\text{s}$

[2] See Figure 4– LIN timing diagram

[3] Standard loads for duty cycle measurements are  $1\text{K}\Omega/1\text{nF}$ ,  $660\Omega/6.8\text{nF}$ ,  $500\Omega/10\text{nF}$ , internal master termination disabled

[4] in accordance to SAE J2602, see Figure 5

[5] for supply voltage ranges  $V_S=5\ldots 7V$  and  $V_S=18\ldots 27V$  parametric deviations are possible

### 7.4.1. Duty Cycle Calculation




Figure 4: LIN timing diagram (reference LIN2.1 specification)




Figure 4: LIN timing diagram, relation between propagation delay and duty cycle (reference SAE J2602 specification)

As shown in Figure 4, both worst case duty cycles can be calculated as follows :

$$D_{wc1} = t_{BUS\_rec(min)} / (2 t_{Bit})$$

$$D_{wc2} = t_{BUS\_rec(max)} / (2 t_{Bit})$$

Thresholds for duty cycle calculation for the plug & play specification in accordance to LIN2.0 / SAE J2602:

| Baud rate              | 20kBd                     | 10.4kBd                   |
|------------------------|---------------------------|---------------------------|
| T <sub>BIT</sub>       | 50μs                      | 96μs                      |
| D <sub>wc1</sub>       | D1                        | D3                        |
| D <sub>wc2</sub>       | D2                        | D4                        |
| TH <sub>REC(MAX)</sub> | 0.744 × V <sub>S_TX</sub> | 0.778 × V <sub>S_TX</sub> |
| TH <sub>DOM(MAX)</sub> | 0.581 × V <sub>S_TX</sub> | 0.616 × V <sub>S_TX</sub> |
| TH <sub>REC(MIN)</sub> | 0.422 × V <sub>S_TX</sub> | 0.389 × V <sub>S_TX</sub> |
| TH <sub>DOM(MIN)</sub> | 0.284 × V <sub>S_TX</sub> | 0.251 × V <sub>S_TX</sub> |

Table 6: Data Transmission Rates

## 8. Functional Description

The MLX80004/2 is the physical layer interface between the master/slave microcontroller and the single wire LIN bus network.




Figure 5: State Diagram of the MLX80004/2

## 8.1. Operating Modes

*Table 7: Operating Modes*

| Mode    | MODE0       | MODE1       | TxDx   | RxDx                       | INH      | LIN transceiver   |
|---------|-------------|-------------|--|----------------------------|----------|-------------------|
| Standby | 0           | 0           | weak pulldown/ active low<br>[1]                 | floating/ active low [2]   | Vs       | Off               |
| Active  | 1<br>1<br>0 | 1<br>0<br>1 | weak pulldown/ input<br>for transmit data stream | output for LIN data stream | Vs       | On<br>[3] [4] [5] |
| Sleep   | 0           | 0           | weak pull down                                   | floating                   | floating | Off               |

[1] Indicates the wake up flag in case of local wake up

[2] After power on RxDx is floating. If any wake up(local or remote) occurs it will be indicated by active low

[3] Active low interrupt at pin RxD will be removed when entering normal mode

[4] Wake up source flag at pin TxD1 will be removed when entering normal mode

[5] Active modes will be entered by a low -> high transition on pin MODEx. When recessive level (high) on pin TxDx is present the transmit path will be enabled

## 8.2. Initialization and Standby mode

When the battery supply voltage Vs exceeds the specified threshold  $V_{S\_uv}$ , the MLX80004/2 automatically enters an intermediate standby mode. The INH output becomes HIGH (Vs) and can be used for a battery driven interrupt or to switch on an external ECU – voltage regulator. The pins RxDx are floating and the integrated master (slave) pull up resistor with decoupling diode pulls the pin LIN. The transmitter and the receiver are disabled.

If no mode change occurs to any active mode via a MODE0/1 LOW to HIGH transition within the time stated (typically 350ms), the IC enters the most power saving sleep mode and the INH output will become floating (logic 0).

Furthermore the standby mode will be entered after a valid local or remote wake up event, when the MLX80004/2 is in sleep mode. The entering of the standby mode after wake up will be indicated by an active LOW interrupt on pin RxDx.

The MLX80004/2 enters the standby mode as well in case of a battery under-voltage condition. That happens while being in sleep mode or any active mode.

## 8.3. Active Modes

By entering the active modes the MLX80004/2 can be used as interface between the single wire LIN bus and the microcontroller. The incoming bus traffic is detected by the receiver and transferred via the RxDx output pin to the microcontroller. (see Figure 4, LIN timing diagram)

The active modes can be entered being in sleep or standby mode, when the pin(s) MODE0/1 are driven HIGH.

| MODE0 | MODE1 | Mode   |
|-------|-------|--|
| L     | L     | Sleep Mode                                   |
| H     | L     | High Speed Mode (slew rate control disabled) |
| L     | H     | Low speed mode                               |
| H     | H     | Normal Mode                                  |

Table 8: Mode Selection Table

### 8.3.1. High Speed mode

This mode allows high speed data download up to 100Kbit/s. The slew rate control is disabled. The falling edge is the active driven edge, the speed of the rising edge is determined by the network time constant.

### 8.3.2. Low speed mode

This mode is the recommended operating mode for J2602 applications with a maximum baud rate of 10.4kBd. The slew rate control of any channel is optimized for minimum radiated noise, especially in the AM band.

### 8.3.3. Normal speed mode

Transmission bit rate in normal mode is up to 20kbps. The slew rate control of any channel is optimized for maximum allowed bit rate in the LIN specification package 2.x.

## 8.4. Sleep Mode

The most power saving mode of the MLX80004/2 is the sleep mode. The mode change into sleep mode is possible regardless of the voltage levels on the LINx bus, pins WAKE or TxDx. The MLX80004/2 offers two procedures to enter the sleep mode:

- The sleep mode will be entered if both the pins MODE0 and MODE1 are being driven LOW for longer than the specified filter time ( $t_{MODE\_deb}$ ) when in active modes.
- If the MLX80004/2 is in standby mode after power-on or wake-up, a sleep counter is started and switches the transceiver into sleep mode after the specified time (typ. 350ms) if the microcontroller of the ECU will not confirm the active operation by setting MODE0/1 pins to logic HIGH. This feature allows faulty blocked LIN nodes to reach the most power saving sleep mode anyway.

Being in sleep mode the INH pin becomes floating and can be used to switch off the ECU voltage regulator in order to minimize the current consumption of the complete LIN node (preferred feature in slave applications). The transmitters are disabled and the pins RxRx are disconnected from the receive path and become floating. The master(slave) termination resistor (LIN pull up resistor with decoupling diode between pins LIN and Vs) is disconnected, only a weak LIN pull up current of typically 50uA is applied to the LINx bus (see chapter 9 Fail-safe Features)

## 8.5. Wake Up

When in sleep mode the MLX80004/2 offers three wake-up procedures:

- In applications with continuously powered ECU a wake up via mode transition to active modes is possible by setting the MODE<sub>X</sub> pins to high level. (see chapter 4.3 Active Modes)
- Remote wake-up via LINx bus request  
After a falling edge on the LINx bus followed by a dominant voltage level for longer than the specified value ( $t_{wu\_remote}$ ) and a rising edge on pin LINx will cause a remote wake up (see Figure 6 at page 19)
- Local wake-up via a negative edge on pin WAKE  
A negative edge on the pin WAKE and a dominant voltage level for longer than the specified time ( $t_{wu\_local}$ ) will cause a local wake-up. The current for an external switch has to be provided by an external pull up resistor  $R_{WK}$ . For a reverse current limitation in case of a closed external switch and a negative ground shift or an ECU loss of ground a protection resistor  $R_{WK\_prot}$  between pin WAKE and the switch is recommended. (see Figure 7 at page 20)  
The pin WAKE provides a weak pull up current towards the battery voltage that provides a HIGH level on the pin in case of open circuit failures or if no local wake up feature is required. In such applications it is recommended to connect the pin WAKE to pin Vs via a resistor of 10k ohms.

## 8.6. Wake Up Source Recognition

The device can distinguish between a local wake-up event (pin WAKE) and a remote wake-up event in dependence of the requesting LINx bus.

### Local Wake Up

In case of a local wakeup via WAKE pin, the wake up request is indicated by an active LOW on pin Rx<sub>D1</sub>. The wake-up source flag is set and is indicated by an active LOW on pin Tx<sub>D1</sub>.

The wake-up source flag can be read if an external pull up resistor at Tx<sub>D1</sub> towards the microcontroller supply voltage has been added and the MLX80004/2 is still in standby mode:

When the microcontroller confirms an active mode operation by setting the pin MODE0/1 to HIGH, both the wake-up request on pin Rx<sub>D1</sub> as well as the wake-up source flag on pin Tx<sub>D1</sub> are reset immediately.

### Remote Wake Up

In case of a remote wake-up via a LINx bus, the source of the wake-up request will be indicated by the Rx<sub>Dx</sub> pin that belongs to the LINx pin. (example: LOW level on Rx<sub>D4</sub> and floating Rx<sub>D1-3</sub> indicate a wake-up request on LIN4).

The wake up source flag at Tx<sub>D1</sub> remains floating.

This allows following the wake-up request of the requesting LIN bus while remaining the other LIN bus channels in recessive mode (no wake up occurs in these LIN networks).

After a mode transition into any active mode by setting the pin MODE0/1 to HIGH, the active LOW wake-up request on pin Rx<sub>Dx</sub> is reset immediately.

If the device is not set into an active mode after a wake up request (either local or remote) then it will return into sleep mode after  $t_{dsleep}$ .




Figure 6: remote wake up and wake-up source recognition




Figure 7: local wake up and wake-up source recognition

## 8.7. Master / Slave configuration

The target applications of the MLX80004/2 are BCM master modules with multiple LIN channels. In order to be able to use the same module for a wide variety of applications with different stages of extension, a space efficient and cost effective adaptation on the number of LIN channels is desired.

The MLX80004/2 device family offers the combination of quad and dual channel LIN transceiver within the same advanced package and a compatible foot print.

By the integration of the LIN master-termination (decoupling diode and 1K resistor) the external circuitry can be minimized in terms of space as well as BOM (bill of material). The RxD time-out feature allows the handling of a LIN short to ground failure without software support by the microcontroller. This application mode is called enhanced master mode, compatible to the functionality of the quad – LIN transceiver MLX80001.

In case of different BCM requirements it may happen that the *external* master termination is desired only. To cover these applications the pin DIS\_MAS has been introduced:

| DIS_MAS        | Mode                      | LIN termination  | Supported fail safe features   |
|----------------|---------------------------|--|--|
| GND            | Enhanced Master Mode      | Active mode : Diode & 1kΩ<br>sleep mode :Diode & 60µA  | <ul style="list-style-type: none"> <li>• RxD time-out, independent disconnect of master termination in case of LINx short to ground</li> <li>• TxD time-out, independent disable of faulty dominant blocked transmit path</li> </ul> |
| V <sub>s</sub> | Standard Transceiver Mode | Active mode : Diode & 30kΩ<br>sleep mode :Diode & 60µA | <ul style="list-style-type: none"> <li>• TxD time-out, independent disable of faulty dominant blocked transmit path</li> </ul>   |

Table 9: Time Out Modes

In case of externally mounted master termination (standard transceiver mode), the handling of a LIN short to ground is not possible. By using the standard transceiver mode, the MLX80004/2 can be used in slave applications as well. To pull the pin DIS\_MAS to high even in case the external ECU regulator is switched off in sleep mode. The pin shall be connected to V<sub>s</sub> via an external resistor. (see Figure 8 at page 24, application example)

In the standard transceiver mode, only the TxD time-out feature is enabled.

## 9. Fail-safe Features

### 9.1. Loss of battery

If the ECU is disconnected from the battery, the bus pin is in high impedance state. There is no impact to the bus traffic and to the ECU itself. Reverse current is limited to < 20µA

### 9.2. Loss of Ground

In case of an interrupted ECU ground connection there is no influence to the bus lines. The current from the ECU to the LINx pins is limited by the weak pull up current of the pin LINx, the integrated master termination (DIS\_MAS = GND) as well as the integrated slave termination (DIS\_MAS = V<sub>s</sub>) is disconnected in order to fulfill the SAE J2602 requirements for the loss of ground current (<100µA @12V).

### 9.3. Short circuit to battery

The transmitter output currents are limited to the specified value in case of short circuit to battery in order to prevent high current densities and thermal hot spots in the LIN drivers. In dependency of the ambient temperature as well as the battery voltage the junction temperature can exceed the specified value and a thermal overload condition occurs (see chapter 4.5)

### 9.4. Ground shift and short circuit to ground

If the LIN bus wiring is shorted to negative shifted ground levels, there is no current flow from the ECU ground to the LIN bus and no distortion of the bus traffic occurs.

A LIN bus short to ground condition can cause an undesired current flow. The MLX80004/MLX80002 offers different opportunities to handle the LIN short to ground, see chapter 8.7.

### 9.5. Thermal overload

The MLX80004 and the MLX80002 is protected against thermal overloads. If the chip junction temperature exceeds the specified value, all transmitters are disabled and the master termination is switched off in order to reduce the power consumption. The receiver is still working during the thermal shutdown state. The pins RxTx indicate the voltage level from the LINx pins also if the circuit is in thermal shut down. The circuit returns automatically to the normal mode after thermal recovery.

### 9.6. Undervoltage lock out

If the battery supply voltage is missing or decreased under the specified value (V<sub>S\_UV</sub>), all transmitters are disabled to prevent undefined bus traffic.

While in sleep mode, the MLX80004/2 enters the standby mode if Vs drops below the internal power on reset threshold (V<sub>INH</sub> = V<sub>s</sub>).

### 9.7. Open Circuit protection

- The pins TxTx provide a weak pull down. The transmitter cannot be enabled.
- The pins MODE0/MODE1 provide a weak pull down to prevent undefined active mode transitions.
- If the battery supply voltage is disconnected, the pins RxTx are floating
- The pin WAKE provides a weak pull up current towards supply voltage Vs to prevent local wake-up requests.
- The pin DIS\_MAS provides a pull down current of 50µA.

## 9.8. TxDx faulty start protection

After power-on or wake-up a dominant level on TxDx will not lead to a dominant LINx level if the IC is being switched into an active mode. Only in case of recessive level before applying the first dominant level the transmit path will be enabled.

## 9.9. RxDx dominant time-out

A dominant LINx level longer than the specified time (typ. 40ms) indicates a faulty blocked bus. The master pull-up resistor of the affected LIN channel will be disconnected from the network in order to prevent thermal overload conditions or failure currents from the battery without any intervention from the microcontroller. Only a weak pull-up current (typ.60uA) is applied on the LIN bus. The RxD time-out will be reset with the next dominant -> recessive transition on the LIN bus if the failure disappears.

The RxD time-out is only active in the Enhanced Master Mode, while the master termination is enabled.

## 9.10. TxDx dominant time-out

In case of a faulty blocked permanent dominant level on pin TxDx the transmit path will be disabled after the specified time  $t_{TxDx\_to}$  (typ. 40ms). The data transmission is released again as soon as the failure disappears by the next rising edge of TxDx. The TxDx time-out is active in both, the *Standard Transceiver* and *Enhanced Master Mode*.

## 10. Application Example

### 10.1. Enhanced Master Mode




Figure 8:

*Application example using enhanced master mode with minimized external components and LIN short to GND feature.*

Note: All pins of MLX80004/MLX80002 with „N.C.“ are internally not connected.

## 10.2. Standard Transceiver Mode




Figure 9:

*Application example using standard transceiver mode without LIN short to GND feature.*

*Note: All pins of MLX80004/MLX80020 with „N.C.“ are internally not connected.*