



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## **Features and Benefits**

Absolute Rotary & Linear Position Sensor IC  
Robust Dual Mold Package (DMP) feat. 4 Decoupling Capacitors (ESD/EMC)  
Reliable NoPCB Module Integration  
Triaxis Hall Technology  
Simple Magnetic Design  
Programmable Transfer Characteristic (Multi-Points – Piece-Wise-Linear)  
Selectable Output Mode: Analog (Ratiometric) – Pulse Width Modulation (PWM)  
12 bit Resolution - 10 bit Thermal Accuracy  
Open/Short Diagnostics  
On Board Diagnostics  
Over-Voltage Protection  
Under-Voltage Detection  
48 bit ID Number option  
Automotive Temperature Range  
AEC-Q100 & AEC-Q200 Qualified  
DMP-4 RoHS Compliant



## **Applications**

Absolute Rotary Position Sensor  
Absolute Linear Position Sensor  
EGR Valve Position Sensor  
Turbo Actuator  
Throttle Position Sensor  
Clutch, Shift & Fork Position Sensor  
Ride Height Position Sensor  
Float Level Sensor

## Ordering Information

Product Code	Temperature Code	Package Code	Option code	Packing form code
MLX90364	L	VS	ADB <sup>1</sup> -200	RE
MLX90364	L	VS	ADB <sup>1</sup> -201	RE
MLX90364	L	VS	ADB-203	RE
MLX90364	L	VS	ADB <sup>1</sup> -250	RE
MLX90364	L	VS	ADB <sup>1</sup> -251	RE
MLX90364	L	VS	ADB <sup>1</sup> -253	RE
MLX90364	L	VS	ADD-200	RE
MLX90364	L	VS	ADD-201	RE
MLX90364	L	VS	ADD-203	RE
MLX90364	L	VS	ADD-250	RE
MLX90364	L	VS	ADD-251	RE
MLX90364	L	VS	ADD-253	RE
MLX90364	L	VS	ADD-400	RE
MLX90364	L	VS	ADD-401	RE
MLX90364	L	VS	ADD-403	RE
MLX90364	L	VS	ADD-300	RE
MLX90364	L	VS	ADD-301	RE
MLX90364	L	VS	ADD-303	RE

**Legend:**

Temperature Code: L for Temperature Range - 40 °C to 150 °C,  
 Package Code: VS for DMP-4  
 Option Code: AAA-123:  
     AAA: die version  
     1: Supply capacitance  
     • 2 : 2x 100nF  
     • 4 : 2x 220nF  
     • 3 : 1x 220nF  
     2 : Output capacitance  
     • 0 : 100nF  
     • 5 : 10nF  
     3: Trim and form option:  
     • 0: Standard (straight leads) see section 20.1  
     • 1: Trim and Form STD1 2.54 see section 20.2  
     • 3: Trim and Form STD2 2.54 see section 20.3

Packing Form: RE for Reel (face-up)  
 RX for Reel (face down)  
 SP Sample Pack

Ordering Example: MLX90364LVS-ADB-200-SP

<sup>1</sup> Version ADB is not recommended for a new design, please use version ADD

## 1. Functional Diagram




Figure 1: MLX90364 Block Diagram

## 2. Description

The MLX90364 Triaxis® Position Sensor Assembly is a high accuracy linear and angular position sensor which eliminates need for inclusion of a printed circuit board (PCB) within sensing modules.

This device is based on a Dual Mold Package (DMP) construction, which integrates a Triaxis position sensing die together with the decoupling capacitors necessary to meet the strenuous ESD and EMC requirements. No PCB is needed.

The Triaxis position sensing die is nothing but the one used for the MLX90365 in conventional surface-mount packages (SOIC-8 – single die & TSSOP-16 – dual die).

The decoupling capacitors are X8R type and well suited for package integration and the target operating temperature range.

Similarly to other Triaxis products, the MLX90364 is sensitive to the flux density applied orthogonally and parallel to the IC surface i.e. the 3 components of the flux density applied to the IC (i.e. BX, BY and BZ).

This allows the MLX90364 with the correct magnetic circuit to decode the absolute position of any moving magnet (e.g. rotary position from 0 to 360 Degrees or linear displacement, stroke).

MLX90364 reports a programmable ratiometric analog output signal compatible with any resistive potentiometer or programmable linear Hall sensor. Through programming, the MLX90364 provides also a digital PWM (Pulse Width Modulation) output characteristic.

MLX90364 Triaxis® Position Sensor Assembly enables the realization of position sensor modules for which a PCB is no longer needed: this yield to an increase of the electrical, mechanical and environmental robustness of the final application.




Figure 2 NoPCB – MLX90364 makes conventional PCB redundant

## Table of Contents

<b>FEATURES AND BENEFITS .....</b>	<b>1</b>
<b>APPLICATIONS.....</b>	<b>1</b>
<b>ORDERING INFORMATION.....</b>	<b>2</b>
<b>1. FUNCTIONAL DIAGRAM.....</b>	<b>3</b>
<b>2. DESCRIPTION.....</b>	<b>4</b>
<b>3. GLOSSARY OF TERMS – ABBREVIATIONS – ACRONYMS .....</b>	<b>7</b>
<b>4. PINOUT.....</b>	<b>7</b>
<b>5. ABSOLUTE MAXIMUM RATINGS .....</b>	<b>8</b>
<b>6. DESCRIPTION.....</b>	<b>8</b>
<b>7. MLX90364 ELECTRICAL SPECIFICATION.....</b>	<b>10</b>
<b>8. MLX90364 TIMING SPECIFICATION .....</b>	<b>12</b>
<b>9. MLX90364 PWM TIMING SPECIFICATION .....</b>	<b>12</b>
<b>10. MLX90364 ACCURACY SPECIFICATION .....</b>	<b>13</b>
10.1.    NORMAL MAGNETIC RANGE: $20\text{ mT} \leq B < 70\text{ mT}$ .....	13
10.2.    EXTENDED RANGE #1 : $15\text{ mT} \leq B < 20\text{ mT}$ .....	14
10.3.    EXTENDED RANGE #2: $10\text{ mT} \leq B < 15\text{ mT}$ .....	14
<b>11. MLX90364 PWM ACCURACY SPECIFICATION .....</b>	<b>15</b>
<b>12. MLX90364 MAGNETIC SPECIFICATION .....</b>	<b>16</b>
<b>13. MLX90364 CPU &amp; MEMORY SPECIFICATION .....</b>	<b>16</b>
<b>14. MLX90364 END-USER PROGRAMMABLE ITEMS.....</b>	<b>17</b>
<b>15. DESCRIPTION OF END-USER PROGRAMMABLE ITEMS.....</b>	<b>18</b>
15.1.    OUTPUT MODE.....	18
15.1.1. <i>Analog Output Mode</i> .....	18
15.1.2. <i>PWM Output Mode</i> .....	18
15.2.    OUTPUT TRANSFER CHARACTERISTIC.....	19
15.2.1. <i>Enable scaling Parameter (only for LNR type 4 pts)</i> .....	19
15.2.2. <i>CLOCKWISE Parameter</i> .....	19
15.2.3. <i>Discontinuity Point (or Zero Degree Point)</i> .....	20
15.2.4. <i>4-Pts LNR Parameters</i> .....	20
15.2.5. <i>17-Pts LNR Parameters</i> .....	20
15.2.6. <i>CLAMPING Parameters</i> .....	21
15.3.    IDENTIFICATION .....	22
15.4.    LOCK.....	22
15.5.    SENSOR FRONT-END .....	22
15.5.1. <i>MAPXYZ</i> .....	22
15.5.2. <i>SMISM, k and SEL_k Parameters</i> .....	23
15.5.3. <i>GAINMIN and GAINMAX Parameters</i> .....	23
15.6.    FILTER .....	23
15.6.1. <i>Hysteresis Filter</i> .....	23
15.6.2. <i>FIR Filters</i> .....	24
15.7.    PROGRAMMABLE DIAGNOSTIC SETTINGS .....	25
15.7.1. <i>DIAG mode</i> .....	25
15.7.2. <i>DIAG Level</i> .....	25

15.7.3. <i>Field Strength Diagnostic</i> .....	25
15.7.4. <i>PWM Diagnostic</i> .....	26
15.7.5. <i>Diagnostic Features</i> .....	26
15.8. EEPROM ENDURANCE .....	26
<b>16. MLX90364 SELF DIAGNOSTIC</b> .....	<b>27</b>
<b>17. BUILT-IN CAPACITORS AND RECOMMENDED APPLICATION DIAGRAMS</b> .....	<b>29</b>
<b>18. STANDARD INFORMATION REGARDING MANUFACTURABILITY OF MELEXIS PRODUCTS WITH DIFFERENT LEAD PRE-FORMING AND SOLDERING/WELDING PROCESSES</b> .....	<b>30</b>
<b>19. ESD PRECAUTIONS</b> .....	<b>30</b>
<b>20. PACKAGE INFORMATION</b> .....	<b>30</b>
20.1. DMP-4 – PACKAGE OUTLINE DIMENSIONS (POD) – STRAIGHT LEADS .....	30
20.2. DMP-4 – PACKAGE OUTLINE DIMENSIONS (POD) – TRIMMED & FORMED LEADS [1] .....	31
20.3. DMP-4 – PACKAGE OUTLINE DIMENSIONS (POD) – TRIMMED & FORMED LEADS [2] .....	32
20.4. DMP-4 - MARKING .....	33
20.5. DMP-4 - SENSITIVE SPOT POSITIONING & SENSE DIRECTION .....	34
<b>21. DISCLAIMER</b> .....	<b>36</b>

### 3. Glossary of Terms – Abbreviations – Acronyms

- Gauss (G), Tesla (T): Units for the magnetic flux density – 1 mT = 10 G
- TC: Temperature Coefficient (in ppm/Deg.C.)
- NC: Not Connected
- PWM: Pulse Width Modulation
- %DC: Duty Cycle of the output signal i.e. TON / (TON + TOFF)
- ADC: Analog-to-Digital Converter
- DAC: Digital-to-Analog Converter
- LSB: Least Significant Bit
- MSB: Most Significant Bit
- DNL: Differential Non-Linearity
- INL: Integral Non-Linearity
- RISC: Reduced Instruction Set Computer
- ASP: Analog Signal Processing
- DSP: Digital Signal Processing
- CoRDIC: Coordinate Rotation Digital Computer (i.e. iterative rectangular-to-polar transform)
- EMC: Electro-Magnetic Compatibility
- ALS: Analog Low Speed
- AHS: Analog High Speed
- DLS: Digital Low Speed
- DHS: Digital High Speed
- DMP: Dual Mold Package

### 4. Pinout

Pin #	
1	VSS (Ground)
2	VDD
3	OUT
4	VSS (Ground)



## 5. Absolute Maximum Ratings

Parameter	Value
Supply Voltage, VDD (overvoltage)	+ 24 V
Reverse Voltage Protection	– 12 V (breakdown at -14 V)
Positive Output Voltage	+ 18 V (breakdown at 24 V)
Output Current (I <sub>OUT</sub> )	+ 30 mA (in breakdown)
Reverse Output Voltage	– 0.3 V
Reverse Output Current	– 50 mA (in breakdown)
Operating Ambient Temperature Range, T <sub>A</sub>	– 40°C ... + 150°C
Storage Temperature Range, T <sub>S</sub>	– 40°C ... + 150°C
Magnetic Flux Density	± 1 T

Exceeding the absolute maximum ratings may cause permanent damage. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. These max ratings are guaranteed by mean of a qualification test where the device is supplied at 24V for 48h, the Output voltage is supplied at 18V for 48h and the device is reversely supplied at -12V for 1h.

## 6. Description

As described on the block diagram the three vector components of the magnetic flux density (B<sub>x</sub>, B<sub>y</sub> and B<sub>z</sub>) applied to the IC are sensed through the sensor front-end. The respective Hall signals (V<sub>x</sub>, V<sub>y</sub> and V<sub>z</sub>) are generated at the Hall plates and amplified.

The analog signal processing is based on a fully differential analog chain featuring the classic offset cancellation technique (Hall plate 2-Phases spinning and chopper-stabilized amplifier).

The conditioned analog signals are converted through an ADC (15 bits) and provided to a DSP block for further processing. The DSP stage is based on a 16 bit RISC micro-controller whose primary function is the extraction of the position from two (out of three) raw signals (after so-called front-end compensation steps) through the following function:

$$\alpha = \angle(V_1, k \cdot V_2)$$

where alpha is the magnetic angle <(B1, B2), V<sub>1</sub> = V<sub>x</sub> or V<sub>y</sub> or V<sub>z</sub>, V<sub>2</sub> = V<sub>x</sub> or V<sub>y</sub> or V<sub>z</sub> and k is a programmable factor to match the amplitude of V<sub>1</sub> and k V<sub>2</sub>.

The DSP functionality is governed by the micro-code (firmware – F/W) of the micro-controller which is stored into the ROM (mask programmable). In addition to the magnetic angle extraction, the F/W controls the whole analog chain, the output transfer characteristic, the output protocol, the programming/calibration and also the self-diagnostic modes.

The magnetic angular information is intrinsically self-compensated vs. flux density variations. This feature allows therefore an improved thermal accuracy vs. position sensor based on conventional linear Hall sensors.

In addition to the improved thermal accuracy, the realized position sensor features excellent linearity performances taking into account typical manufacturing tolerances (e.g. relative placement between the Hall IC and the magnet).

Once the position (angular or linear stroke) information is computed, it is further conditioned (mapped) vs. the target transfer characteristic and it is provided at the output(s) as either a ratiometric analog output level through a 12 bit DAC followed by a buffer or a digital PWM output.

For instance, the analog output can be programmed for offset, gain and clamping to meet any rotary position sensor output transfer characteristic:

$$\begin{aligned} V_{out}(\alpha) &= \text{ClampLo} && \text{for } \alpha \leq \alpha_{min} \\ V_{out}(\alpha) &= V_{offset} + \text{Gain} \times \alpha && \text{for } \alpha_{min} \leq \alpha \leq \alpha_{max} \\ V_{out}(\alpha) &= \text{ClampHi} && \text{for } \alpha \geq \alpha_{max} \end{aligned}$$

where  $V_{offset}$ ,  $\text{Gain}$ ,  $\text{ClampLo}$  and  $\text{ClampHi}$  are the main adjustable parameters for the end-user.

The linear part of the transfer curve can be adjusted through a multi-point calibration:

This back-end step consists into either

- up to 4 arbitrary points (5 segments + clamping levels) calibration or
- a Piece-Wise-Linear (PWL) output transfer characteristics - 17 equidistant points w/ programmable origin over 16 different angle ranges from 65 to 360 degrees.

The calibration parameters are stored in EEPROM featuring a Hamming Error Correction Coding (ECC).

The programming steps do not require any dedicated pins. The operation is done using the supply and output nodes of the IC. The programming of the MLX90364 is handled at both engineering lab and production line levels by the Melexis Programming Unit PTC-04 with the dedicated MLX90316 daughterboard and MLX90365 software tools (DLL – User Interface).

## 7. MLX90364 Electrical Specification

DC Operating Parameters at nominal supply voltage (unless otherwise specified) and for  $T_A$  as specified by the Temperature suffix L.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Nominal Supply Voltage	VDD		4.5	5	5.5	V
Supply Current	I <sub>dd</sub>	Power saving Enabled, All modes For Outmode=1		6	10 <sup>(2)</sup>	mA
		Power saving Disabled, All modes For Outmode=1		8	12	
Supply Current (Pwm mode) <sup>(3)</sup>	I <sub>peak</sub>	Peak current in Pwm mode 7		30	40	mA
Isurge Current <sup>(4)</sup>	I <sub>surge</sub>				20	mA
Power-On reset ( rising )	HPOR_LH	Refer to internal voltage Vdig	2	2.25	2.5	V
Power-On reset Hysteresis	HPOR_Hyst		50		200	mV
Start-up Level ( rising )	MT4V_LH		3.8	4.0	4.2	V
Start-up Hysteresis	MT4V_Hyst		50		200	mV
PTC Entry Level ( rising )	MT7V_LH		5.8	6.2	6.6	V
PTC Entry Level Hysteresis	MT7V_Hyst		50		200	mV
Output Short Circuit Current	I <sub>short</sub>	Vout = 0 V			15	mA
		Vout = 5 V			15	mA
		Vout = 18 V (T <sub>A</sub> = 25°C)			18	mA
Output Load (Analog mode)	R <sub>L_ana</sub>	Pull-down to Ground	4.7 <sup>(5)</sup>	10	∞	kΩ
		Pull-up to 5V	4.7 <sup>(5)</sup>	10	∞	kΩ
Output Load (Pwm mode)	R <sub>L_pwm</sub>	Pull-down to Ground	1	10	∞	kΩ
		Pull-up to 5V	1	10	∞	kΩ
Analog Saturation Output Level	V <sub>sat_lo</sub>	Pull-up load R <sub>L</sub> ≥ 10 kΩ to 5 V Pull-up load R <sub>L</sub> ≥ 5 kΩ to 18V		0.5 2	2 3	%VDD
	V <sub>sat_hi</sub>	Pull-down load R <sub>L</sub> ≥ 5 kΩ Pull-down load R <sub>L</sub> ≥ 10 kΩ	95 97.5	97 98.5		%VDD
Digital Saturation Level Open drain Output (R <sub>L_PWM</sub> to Vbat)	V <sub>o_min</sub>	Pull-up load R <sub>L_PWM</sub> ≤ 1 kΩ to 5V	98			%Vbat
		Pull-up load R <sub>L_PWM</sub> ≤ 1 kΩ to 18V	90			
		Pull-up load R <sub>L_PWM</sub> ≤ 5.6 kΩ to 5V	96			
		Pull-up load R <sub>L_PWM</sub> ≤ 5.6 kΩ to 18V	73			
Active Diagnostic Output Level (Digital saturation output level)	Diag_lo	Pull-up load R <sub>L</sub> ≥ 10 kΩ to 5 V Pull-up load R <sub>L</sub> ≥ 5 kΩ to 18V		0.5 2	2 3	%VDD
	Diag_hi	Pull-down load R <sub>L</sub> ≥ 5 kΩ Pull-down load R <sub>L</sub> ≥ 10 kΩ	95 97.5	97 98.5		%VDD

<sup>2</sup> To reach 10mA, the power saving options should be enabled. This option switches off and on internal blocks dynamically. It can be disabled in case of extreme emission requirements or if an analog output is required with a resistor on either supply or output line. .

<sup>3</sup> This current is due to the charge of output capacitors in PWM push-pull mode.

<sup>4</sup> The specified value is valid during early start-up time only; the current might dynamically exceed the specified value, shortly, during the Start-up phase.

<sup>5</sup> The minimum specified value is mandatory to reach passive diagnostic output levels. A minimum 1k load resistor can be used otherwise.

Passive Diagnostic Output Level (Broken Track Diagnostic) <sup>(6)</sup>	BVssPD	Broken VSS & Pull-down load $R_L \geq 10\text{ k}\Omega$	97.5			%VDD
	BVssPU	Broken VSS & Pull-up load $R_L \geq 1\text{ k}\Omega$	99.5	100		%VDD
	BVDDPD	Broken VDD & Pull-down load $R_L \geq 1\text{ k}\Omega$		0	0.5	%VDD
	BVDDPU	Broken VDD & Pull-up load $R_L \geq 5\text{ k}\Omega$			2	%VDD
Digital output Ron	Ron	Diag_Low Diag_Hi	15 120		30 300	Ohm
Clamped Output Level	Clamp_lo	Programmable	0		100	%VDD <sup>(7)</sup>
	Clamp_hi	Programmable	0		100	%VDD <sup>(7)</sup>

As an illustration of the previous table, the MLX90364 fits the typical classification of the output span described on the Figure 3.




Figure 3 Example of Output Span Classification for typical application.

<sup>6</sup> For detailed information, see also section 16

<sup>7</sup> Clamping levels need to be considered vs the saturation of the output stage (see Vsat\_lo and Vsat\_hi)

## 8. MLX90364 Timing Specification

DC Operating Parameters at nominal supply voltage (unless otherwise specified) and for  $T_A$  as specified by the Temperature suffix L.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Main Clock Frequency	Ck	All contributors included thermal drift	12.6	13.3	14	MHz
Main Clock Frequency Thermal Drift	$\Delta^T Ck$				$\pm 3\%$	Ck <sub>NOM</sub>
Refresh Rate			275	290	305	$\mu s$
Step Response Time	Ts	Filter=0 <sup>(8)</sup>		657 <sup>9</sup>	896	$\mu s$
		Filter=1		876	1195	
		Filter=2		1095	1494	
Watchdog	Twd		114.5	118	121.5	ms
Phase Shift	PS	Filter=0		0.16		Deg/Hz
Start-up Cycle	Tsu	Analog OUT Slew-rate excluded			5	ms
Analog OUT Slew-rate			25	37		V/ms

## 9. MLX90364 PWM Timing Specification

DC Operating Parameters at nominal supply voltage = VPU (unless otherwise specified) and for  $T_A$  as specified by the Temperature suffix L.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Digital Output Rise Time		LOW SIDE DRIVER – Mode 5 R <sub>L</sub> = 1 k $\Omega$ PU		80	130	$\mu s$
		PUSH-PULL – Mode 7 R <sub>L</sub> = 1 k $\Omega$ PU		27	50	$\mu s$
Digital Output Fall Time		LOW SIDE DRIVER – Mode 5 R <sub>L</sub> = 1 k $\Omega$ PU		27	50	$\mu s$
		PUSH-PULL – Mode 7 R <sub>L</sub> = 1 k $\Omega$ PU		27	50	$\mu s$
Start-up Cycle	Tsu	PWM OUT Slew-rate excluded				

<sup>8</sup> See section 15.6 for details concerning Filter parameter

<sup>9</sup> This represents a theoretical average response time

	100Hz	11.8	13	ms
	250Hz	5.8	7	
	1000Hz	5.8	7	

## 10. MLX90364 Accuracy Specification

### 10.1. Normal Magnetic range: $20\text{ mT} \leq B < 70\text{ mT}$

DC Operating Parameters at nominal supply voltage (unless otherwise specified) and for  $T_A$  as specified by the Temperature suffix L.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
ADC Resolution on the raw signals sine and cosine <sup>(10)</sup>	R <sub>ADC</sub>			15		bits
Thermal Offset Drift #1 <sup>(11)</sup> at the DSP input (excl. DAC and output stage)		T <sub>A</sub> from -40 to 125degC T <sub>A</sub> from -40 to 150degC	-60 -90		+60 +90	LSB <sub>15</sub>
Thermal Offset Drift #2 (DAC and Output Stage)			-0.2		+0.2	%VDD
Thermal Drift of Sensitivity Mismatch <sup>(12)</sup>		XY axis XZ (YZ) axis	-0.5 -1		+0.5 +1	% %
Magnetic Angle phase error		T <sub>A</sub> = 25°C – XY axis T <sub>A</sub> = 25°C – XZ axis T <sub>A</sub> = 25°C – YZ axis	-0.3 -2 -2		0.3 2 2	Deg.
Thermal Drift of Magnetic Angle phase error		XY axis, XZ (YZ) axis		0.01		Deg.
XY – Intrinsic Linearity Error <sup>(13)</sup>	Le	T <sub>A</sub> = 25°C – factory trim. “SMISM”	-1		1	Deg
XZ - Intrinsic Lin. Error <sup>(13)</sup>	Le	T <sub>A</sub> = 25°C – “k” trimmed for XZ	-2.5	±1.25	2.5	Deg
YZ - Intrinsic Lin. Error <sup>(13)</sup>	Le	T <sub>A</sub> = 25°C – “k” trimmed for YZ	-2.5	±1.25	2.5	Deg
Analog Output Resolution	R <sub>DAC</sub>	12b DAC (Theoretical, Noise free) INL (before EOL calibration) DNL	-4 0.05	0.025 1	+4 3	%VDD/LSB <sub>12</sub> LSB <sub>12</sub> LSB <sub>12</sub>
Output stage Noise		Clamped Output		0.05	0.075	%VDD
Noise pk-pk <sup>(14)</sup>		Filter 0, B1 or B2 > 40mT		0.10	0.2	Deg

<sup>10</sup> 16 bits corresponds to 15 bits + sign. Internal computation is performed using 16 bits.

<sup>11</sup> For instance, in case of a rotary position sensor application, Thermal Offset Drift #1 equal  $\pm 60\text{LSB}_{15}$  yields to max.  $\pm 0.3\text{ Deg.}$  angular error for the computed angular information (output of the DSP). This is only valid if  $k = 1$ .

<sup>12</sup> For instance, in case of a rotary position sensor application, Thermal Drift of Sensitivity Mismatch equal  $\pm 0.5\%$  yields to max.  $\pm 0.15\text{ Deg.}$  angular error for the computed angular information (output of the DSP). See “MLX90364 Front-End Application Note” for more details.

<sup>13</sup> The Intrinsic Linearity Error refers to the IC itself (offset, sensitivity mismatch, orthogonality) taking into account an ideal rotating field for  $B_x$  and  $B_y$ . Once associated to a practical magnetic construction and the associated mechanical and magnetic tolerances, the output linearity error increases. However, it can be improved with the multi-point end-user calibration. The intrinsic Linearity Error for Magnetic angle  $\angle XZ$  and  $\angle YZ$  can be reduced through the programming of the k factor.

<sup>14</sup> Noise pk-pk (peak-to-peak) is here intended as 6 times the Noise standard Deviation. The application diagram used is described in the recommended wiring. For detailed information, refer to section Filter in application mode (Section 15.6).

		Filter 2, B1 or B2 > 20mT		0.10	0.2	Deg
Ratiometry Error (Analog output only)		4.5V ≤ VDD ≤ 5.5V LT4V ≤ VDD ≤ MT7V	-0.05 -0.1		+0.05 +0.1	%VDD %VDD

### 10.2. Extended Range #1 : 15 mT ≤ B < 20 mT

DC Operating Parameters at nominal supply voltage (unless otherwise specified) and for T<sub>A</sub> as specified by the Temperature suffix L.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Offset on Raw Signals X,Y,Z	X0,Y0,Z0	T <sub>A</sub> = 25 Deg.C.	-120		+120	bits
Thermal Offset Drift #1 at the DSP input (excl. DAC and output stage)		T <sub>A</sub> from -40 to 125degC T <sub>A</sub> from -40 to 150degC	-120 -180		+120 +180	LSB <sub>15</sub>
Noise pk-pk		Filter 0			75	LSB <sub>15</sub>

In case of the use of the MLX90364 in those extended ranges, Melexis recommends validating the headroom of the internal diagnostic and if necessary to disable the diagnostic mode related to the amplitude of the flux strength and/or amplification factor of the device.

### 10.3. Extended Range #2: 10 mT ≤ B < 15 mT

DC Operating Parameters at nominal supply voltage (unless otherwise specified) and for T<sub>A</sub> as specified by the Temperature suffix L.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Offset on Raw Signals X,Y,Z	X0,Y0,Z0	T <sub>A</sub> = 25 Deg.C.	-180		+180	bits
Thermal Offset Drift #1 at the DSP input (excl. DAC and output stage)		T <sub>A</sub> from -40 to 125degC T <sub>A</sub> from -40 to 150degC	-180 -270		+180 +270	LSB <sub>15</sub>
Noise pk-pk		Filter 0			112	LSB <sub>15</sub>

In case of the use of the MLX90364 in those extended ranges, Melexis recommends to validate the headroom of the internal diagnostic and if necessary to disable the diagnostic mode related to the amplitude of the flux strength and/or amplification factor of the device.

## 11. MLX90364 PWM Accuracy Specification

DC Operating Parameters at nominal supply voltage (unless otherwise specified) and for T<sub>A</sub> as specified by the Temperature suffix L.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
PWM Output Resolution	R <sub>PWM</sub>	12 bits		0.025		%DC/LSB
PWM % DC Jitter <sup>(15)</sup>	J <sub>DC</sub>	LOW SIDE DRIVER – Mode5 200Hz, R <sub>L</sub> = 1 kΩ PU		±0.015	±0.075	%DC
		PUSH-PULL – Mode7 200Hz, R <sub>L</sub> = 1 kΩ PU			±0.075	
PWM Freq Jitter <sup>(15)</sup>	J <sub>PWM</sub>	LOW SIDE DRIVER – Mode5 100-1000 Hz, R <sub>L</sub> = 1 kΩ PU		±0.05	±0.2	Hz
		PUSH-PULL – Mode7 100-1000 Hz, R <sub>L</sub> = 1 kΩ PU		±0.05	±0.2	
PWM % DC thermal drift		LOW SIDE DRIVER – Mode5 100Hz, R <sub>L</sub> = 1 kΩ PU		0.02	0.03	%DC
		200Hz, R <sub>L</sub> = 1 kΩ PU		0.02	0.03	
		PUSH-PULL – Mode7 100Hz, R <sub>L</sub> = 1 kΩ PU		0.02	0.03	
		200Hz, R <sub>L</sub> = 1 kΩ PU		0.02	0.03	

Parameter	Symbol	Test Conditions
PWM TON, Tperiod	T <sub>ON</sub> T <sub>PWM</sub>	Trigger level = 50 % V <sub>Push-pull</sub>
Rise time Fall time		10% and 90% of amplitude
Jitter	J on J period	± 3 σ for 1000 successive acquisitions
Duty Cycle	% DC	T <sub>on</sub> / T <sub>Period</sub>

<sup>15</sup> Jitter is defined by ± 3 σ for 1000 successive acquisitions with clamped output.



## 12. MLX90364 Magnetic Specification

DC Operating Parameters at nominal supply voltage (unless otherwise specified) and for TA as specified by the Temperature suffix L.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Magnetic Flux Density	B <sub>x</sub> , B <sub>y</sub> <sup>(16)</sup>				70 <sup>(17)</sup>	mT
Magnetic Flux Density	B <sub>z</sub>				126	mT
Magnetic Field Norm	Norm	$\sqrt{[B_x^2 + B_y^2 + (B_z/1.2)^2]}$	20 <sup>(18)</sup>	40		mT
IMC Gain <sup>(19)</sup>	GainIMC		1.2	1.3	1.4	
Magnet Temperature Coefficient	TCm		-2400		0	ppm/°C

## 13. MLX90364 CPU & Memory Specification

The DSP is based on a 16 bit RISC  $\mu$ Controller. This CPU provides 2.5 Mips while running at 10 MHz.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
ROM				10		kB
RAM				384		B
EEPROM				128		B

<sup>16</sup> The condition must be fulfilled for at least one field BX, or BY.

<sup>17</sup> Above 70 mT, the IMC starts saturating yielding to an increase of the linearity error.

<sup>18</sup> Below 20 mT, the performances slightly degrade due to a reduction of the signal-to-noise ratio, signal-to-offset ratio.

<sup>19</sup> This is the magnetic gain linked to the Integrated Magneto Concentrator structure. It applies to BX and BY and not to BZ. This is the overall variation.

## 14. MLX90364 End-User Programmable Items

Parameter	Comments	Standard	# bit
OUT mode	Define the output stage mode	1	3
DIAG mode	Diagnostic mode	7	3
DIAG Level	Diagnostic Level	0	1
MAPXYZ	Mapping fields for output angle	0	2
CLAMP_HIGH	Clamping High (50%)	50%	16
CLAMP_LOW	Clamping Low (50%)	50%	16
FILTER	Filter mode selection	0	2
SMISM	Sensitivity mismatch factor X,Y	MLX	15
k	Sensitivity mismatch factor X (Y) , Z	MLX	15
SEL_k	Affected signal component by k: B1 or B2 (in combination of MAPXYZ)	0	1
GAINMIN	Low threshold for virtual gain	0h	8
GAINMAX	High threshold for virtual gain	28h	8
GAINSATURATION	Gain Saturates on GAINMIX and GAINMAX	0h	1
FIELDTHRESH_Low	Field limit under which a fault is reported	10mT	8
FIELDTHRESH_High	Field limit above which a fault is reported	FFh	8
PWM	PWM function	0h	1
PWMPOL	PWM polarity	0h	1
PWMT	PWM Frequency ( trimmed at 200Hz )	MLX	8
DC_FAULT	PWM Duty Cycle if Fault	1h	8
DC_FTL	PWM Duty Cycle if Field Strength Too Low	1h	8
DC_WEAK	PWM Duty Cycle if Weak Magnet	1h	8
WEAKMAGTHRESH	Weak Magnet threshold Byte (1lsb = 1mT)	0h	8
DP	Discontinuity point	0h	15
CW	Clock Wise	0h	1
FHYST	Hysteresis filter	0h	8
MELEXISID1	Melexis identification reference	MLX	16
MELEXISID2	Melexis identification reference	MLX	16
MELEXISID3	Melexis identification reference	MLX	16
4POINTS	Selection of correction method 4 or 16 pts	1h	1
LNR_S0	4pts – Initial Slope	0 %/deg	16
LNR_A_X	4pts – AX Coordinate	0 deg	16
LNR_A_Y	4pts – AY Coordinate	10 %	16
LNR_A_S	4pts – AS Coordinate	0.22%/deg	16
LNR_B_X	4pts – BX Coordinate	360 deg	16
LNR_B_Y	4pts – BY Coordinate	100%	16
LNR_B_S	4pts – BS Coordinate	0 %/deg	16
LNR_C_X	4pts – CX Coordinate	360 deg	16
LNR_C_Y	4pts – CY Coordinate	100%	16
LNR_C_S	4pts – CS Coordinate	0 %/deg	16
LNR_D_X	4pts – DX Coordinate	360 deg	16
LNR_D_Y	4pts – DY Coordinate	100%	16
LNR_D_S	4pts – DS Coordinate	0 %/deg	16
W	17pts – Output angle range	0h	4
CUSTOMERID1	Cust. id reference	Bin1	16

CUSTOMERID2	Cust. id reference	203h (ADB) 204h (ADD)	16
CUSTOMERID3	Cust. id reference	Sense info	16
LNR_Yn	17pts – Y-coordinate point n (n = 2,1,2 ...16)	N/A	16
DIAG Settings	16 Bit Diagnostics enabling	FDFh	16
CRC_DISABLE	Enable EEPROM CRC check ( 3131h= disable)	0h	16
MEMLOCK (ADD version)	Write-protects USER/MLX EEPROM param.	0h	2

## 15. Description of End-User Programmable Items

### 15.1. Output Mode

The MLX90364 output type is defined by the Output Mode parameter.

Output mode[2:0]	Type	Descriptions	Comments
0	Disable	Output HiZ	Not recommended
1	Analog	Analog Rail-to-Rail	Analog
5	Digital	open drain NMOS	PWM
6	Digital	open drain PMOS	PWM
7	Digital	Push-Pull	PWM

#### 15.1.1. Analog Output Mode

The Analog Output Mode is a rail-to-rail and ratiometric output with a push-pull output stage configuration allows the use of a pull-up or pull-down resistor.

#### 15.1.2. PWM Output Mode

If PWM output mode is selected, the output signal is a digital signal with Pulse Width Modulation (PWM). The PWM polarity is selected by the PWMPOL parameter:

- PWMPOL = 1 for a low level at 100%
- PWMPOL = 0 for a high level at 100%

The PWM frequency is selected by the PWMT parameter. The following table provides typical code for different target PWM frequency and for both low and high speed modes.

PWW F (Hz)	PWMT (LSB) @13.3MHz	PWM res. (us)	PWM res. (%)	PWM res. (bit)
100	44333	0.240	0.0024	15.0
250	17733	0.240	0.006	14.0
500	8866	0.240	0.012	13.0

#### Notes:

- A more accurate trimming can be performed to take into account initial tolerance of the main clock.
- The PWM frequency is subjected to the same tolerances as the main clock (see  $\Delta^T Ck$ ).

## 15.2. Output Transfer Characteristic

There are 2 different possibilities to define the transfer function (LNR):

- With 4 arbitrary points (defined on X and Y coordinates) and 5 slopes
- With 17 equidistant points for which only the Y coordinates are defined.

Parameter	LNR type	Value	Unit
CLOCKWISE	Both	0 → CounterClockWise 1 → ClockWise	LSB
DP	Both	0 ... 359.9999	deg
LNR_A_X LNR_B_X LNR_C_X LNR_D_X	Only 4 pts	0 ... 359.9999	deg
LNR_A_Y LNR_B_Y LNR_C_Y LNR_D_Y	Only 4 pts	0 ... 100	%
LNR_S0 LNR_A_S LNR_B_S	Only 4 pts	-17 ... 0 ... 17	%/deg
LNR_C_S LNR_D_S	Only 4 pts	-17 ... 0 ... 17	%/deg
LNR_Y0 LNR_Y1 ... LNR_Y16	Only 16 pts	-50 ... + 150	%
W	Only 16 pts	65.5 ... 360	Deg
CLAMP_LOW	Both	0 ... 100	%
CLAMP_HIGH	Both	0 ... 100	%

### 15.2.1. Enable scaling Parameter (only for LNR type 4 pts)

This parameter enables to scale LNR\_x\_Y from -50% - 150% according to the following formula

$$(\text{Scaled Out})\%V_{DD} = 2 \times \text{Out}\%V_{DD} - 50\%$$

### 15.2.2. CLOCKWISE Parameter

The CLOCKWISE parameter defines the magnet rotation direction.

- CCW is defined by the 1-2-3-4 pin order direction for the Dual Mold Package.
- CW is defined by the reverse direction: 4-3-2-1 pin order direction for the Dual Mold Package.

Refer to the drawing in the sensitive spot positioning sections (Section 20.5)

### 15.2.3. Discontinuity Point (or Zero Degree Point)

The Discontinuity Point defines the 0° point on the circle. The discontinuity point places the origin at any location of the trigonometric circle. The DP is used as reference for all the angular measurements.




Figure 4: Discontinuity Point Positioning

### 15.2.4. 4-Pts LNR Parameters

The LNR parameters, together with the clamping values, fully define the relation (the transfer function) between the digital angle and the output signal.

The shape of the MLX90364 transfer function from the digital angle value to the output voltage is described by the drawing below. Six segments can be programmed but the clamping levels are necessarily flat.

Two, three, or even six calibration points are then available, reducing the overall non-linearity of the IC by almost an order of magnitude each time. Three or six calibration point will be preferred by customers looking for excellent non-linearity figures. Two-point calibrations will be preferred by customers looking for a cheaper calibration set-up and shorter calibration time.




Figure 5: 4 points linearization

### 15.2.5. 17-Pts LNR Parameters

The LNR parameters, together with the clamping values, fully define the relation (the transfer function) between the digital angle and the output signal.

The shape of the MLX90364 transfer function from the digital angle value to the output voltage is described by the drawing below. In the 16-Pts mode, the output transfer characteristic is Piece-Wise-Linear (PWL).




Figure 6: Input range from 65.5° up to 360°

All the Y-coordinates can be programmed from -50% up to +150% to allow clamping in the middle of one segment (like on the figure), but the output value is limited to CLAMPLOW and CLAMPHIGH values.

Between two consecutive points, the output characteristic is interpolated.

The parameter W determines the input range on which the 17 points (16 segments) are uniformly spread:

W	Range	Δx
0 (0000b)	360.0deg	22.5deg
1	320.0deg	20.0deg
2	288.0deg	18.0deg
3	261.8deg	16.4deg
4	240.0deg	15.0deg
5	221.5deg	13.8deg
6	205.7deg	12.9deg
7	192.0deg	12.0deg

W	Range	Δx
8	180.0deg	11.3deg
9	144.0deg	9.0deg
10	120.0deg	7.5deg
11	102.9deg	6.4deg
12	90.0deg	5.6deg
13	80.0deg	5.0deg
14	72.0deg	4.5deg
15 (1111b)	65.5deg	4.1deg

Outside of the selected range, the output will remain in clamping levels.

### 15.2.6. CLAMPING Parameters

The clamping levels are two independent values to limit the output voltage range. The CLAMPLOW

parameter adjusts the minimum output voltage level. The CLAMPHIGH parameter sets the maximum output voltage level. Both parameters have 16 bits of adjustment and are available for both LNR modes. In analog mode, the resolution will be limited by the D/A converter (12 bits) to 0.024%V<sub>DD</sub>. In PWM mode, the resolution will be 0.024%DC.

### 15.3. Identification

Parameter	Value
MELEXISID1	0 ... 65535
MELEXISID2	0 ... 65535
MELEXISID3	0 ... 65535
CUSTOMERID1	0 ... 65535
CUSTOMERID2	0 ... 65535
CUSTOMERID3	0 ... 65535

Identification number: 48 bits (3 words) freely useable by Customer for traceability purpose.

### 15.4. Lock

The MEMLOCK write protects all the EEPROM parameters set by the Melexis and user. Once the lock is enabled, it is not possible to change the EEPROM values anymore. Note that the Memlock bits should be set by the solver function "MemLock" and is only applicable for the ADD-version.

### 15.5. Sensor Front-End

Parameter	Value
MAPXYZ	0 .. 3
SMISM	0 .. 32768
k	0 .. 32768
SEL_k	0 or 1
GAINMIN	0 ... 41
GAINMAX	0 ... 41
GAINSATURATION	0.. 1

#### 15.5.1. MAPXYZ

The MAPXYZ parameter defines which fields are used to calculate the angle. The different possibilities are described in the tables below.

This 2 bits value selects the first (B1) and second (B2) field components according the table below.

MAPXYZ	B1	B2	Angular
0 – 00b	X	Y	XY mode

1 – 01b	Zx	X	XZx mode
2 – 10b	Y	Zx	YZx mode
3 – 11b	Y	Zy	YZy mode

Note: MAPXYZ = 3 is not recommended.

### 15.5.2. SMISM, k and SEL\_k Parameters

#### (i) SMISM

When the mapping (B1=X, B2=Y) is selected, SMISM defines the sensitivity mismatch factor that is applied on B1, B2; When another B1, B2 mapping is selected, this parameter is “don’t care”. This parameter is trimmed at factory; Melexis strongly recommends TO NOT overwrite it for optimal performances.

#### (ii) k

When the mapping (B1=X, B2=Y) is **NOT** selected, k defines the sensitivity mismatch factor that is applied on B1 or B2 (according to parameter SEL\_k – see below). If the mapping (B1=X, B2=Y) is selected, this parameter is unused.

This parameter is optimized for MAPXYZ=01 (B1=Z, B2=X) by factory trimming. If another mapping value is selected, Melexis recommends to fine tune K in order to reach a smaller linearity error (Le, see section 10).

#### (iii) SEL\_k

When the mapping (B1=X, B2=Y) is **NOT** selected, SEL\_k defines the component on which the sensitivity mismatch factor k (see above): SEL\_k = 0 means B1 → k · B1 and SEL\_k = 1 means B2 → k · B2.

### 15.5.3. GAINMIN and GAINMAX Parameters

GAINMIN and GAINMAX parameters define the boundaries of the virtual gain code. Outside of these thresholds, the “GAIN out of Spec” fault is set.

If GAINSATURATION parameter is set, the virtual gain code is saturated at GAINMIN and GAINMAX, and no Diagnostic fault is set since the saturations applies before diagnostic check.

## 15.6. Filter

Parameter	Value
FILTER	0 ... 2
FHYST	0 ... 255

The MLX90364 includes 2 types of filters:

- Hysteresis Filter: programmable by the FHYST parameter
- Low Pass FIR Filters controlled with the FILTER parameter

#### 15.6.1. Hysteresis Filter

The FHYST parameter is a hysteresis filter. The output value of the IC is not updated when the digital step is smaller than the programmed FHYST parameter value. The output value is modified when the



increment is bigger than the hysteresis. The hysteresis filter reduces therefore the resolution to a level compatible with the internal noise of the IC. The hysteresis must be programmed to a value close to the noise level. (1 lsb = +/- 0.012%)

### 15.6.2. FIR Filters

The MLX90364 features 2 FIR filter modes controlled with Filter = 1...2. Filter = 0 corresponds to no filtering. The transfer function is described below:

$$y_n = \frac{1}{\sum_{i=0}^j a_i} \sum_{i=0}^j a_i x_{n-i}$$

The filters characteristics are given in the following table:

Filter No	0	1	2
j	0	1	3
Type	Disable	Finite Impulse Response	
Coefficients a <sub>i</sub>	1	11	1111
Title	No filter	ExtraLight	Light
99% Response Time	1	2	4
Efficiency RMS (dB)	0	3.0	6.0




Figure 7: Step and impulse response of the different filters




Figure 8: Noise response of the different filter

## 15.7. Programmable Diagnostic Settings

### 15.7.1. DIAG mode

Defines the Output Stage mode in case of Diag.

DIAG mode [2:0]	Type	Descriptions	Comments
0	Disable	Output HiZ	Not recommended
5	Digital	open drain NMOS	
6	Digital	open drain PMOS	
7	Digital	Push-Pull	

### 15.7.2. DIAG Level

Determines the reporting level (diagnostic low, diagnostic high) during start-up (both analog and PWM mode), or during a fault reporting (Only in Analog mode).

In PWM mode, the fault reporting level shall in principle be 0 when the leading edge is a rising edge, (resp. 1 for a falling edge) in order to detect the first cycle after start-up. MLX recommends then DIAG Level = PWMPOL.

### 15.7.3. Field Strength Diagnostic

#### (i) FIELDTHRESHLOW

Defines the field strength limit under which a fault is reported.

The run-time field strength estimation (FieldStrength) is compared to  $2^8 * \text{FIELDTHRESHLOW}$ .

The sensitivity of FIELDTHRESHLOW is typically 1mT/LSB. By default it is programmed to 10mT