## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Is Now Part of



### **ON Semiconductor**®

## To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an equif prese

February 1984 Revised February 2002

### FAIRCHILD

SEMICONDUCTOR

### MM74HCT164 8-Bit Serial-in/Parallel-out Shift Register

### **General Description**

The MM74HCT164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices.

This 8-bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A LOW at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on one input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the CLEAR input.

The 74HCT logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $\rm V_{CC}$  and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

### **Ordering Code:**

Order Number	Package Number	Package Description
MM74HCT164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HCT164SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

**Features** 

■ Typical propagation delay: 20 ns

■ Low input current: 1 µA maximum


■ Fanout of 10 LS-TTL loads

TTL input compatible

■ Low quiescent current: 40 µA maximum (74HCT Series)

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **MM74HCT164**



### **Truth Table**

	Inputs		Outputs				
Clear	Clock	Α	в	Q <sub>A</sub>	QB		Q <sub>H</sub>
L	х	Х	Х	L	L		L
Н	L	х	Х	$Q_{AO}$	$Q_{BO}$		Q <sub>HO</sub>
Н	Ŷ	н	н	Н	Q <sub>An</sub>		Q <sub>Gn</sub>
н	Ŷ	L	Х	L	Q <sub>An</sub>		Q <sub>Gn</sub>
н	Ŷ	х	L	L	Q <sub>An</sub>		Q <sub>Gn</sub>

H = HIGH Level (steady state)


L = LOW Level (steady state)

 $\begin{array}{l} X = \text{Irrelevant (any input, including transitions)} \\ \uparrow = \text{Transition from LOW-to-HIGH level.} \end{array}$ 

 ${\rm Q}_{\rm AO},\,{\rm Q}_{\rm BO},\,{\rm Q}_{\rm HO}$  = the level of  ${\rm Q}_{\rm A},\,{\rm Q}_{\rm B},\,{\rm or}\,\,{\rm Q}_{\rm H},$  respectively, before the

indicated steady state input conditions were established.  $Q_{An}$ ,  $Q_{Gn} =$  The level of  $Q_A$  or  $Q_G$  before the most recent  $\uparrow$  transition of the clock; indicated a one-bit shift.







### Absolute Maximum Ratings(Note 1)

## Recommended Operating Conditions

	0
(Note 2)	
Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-1.5 to V <sub>CC</sub> $+1.5V$
DC Output Voltage (V <sub>OUT</sub> )	–0.5 to $V_{CC}$ +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC $V_{CC}$ or GND Current, per pin (I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package Only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
DC Input or Output Voltage			
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	$V_{CC}$	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
(t <sub>r</sub> , t <sub>f</sub> )		500	ns
Note 1: Absolute Maximum Ratings are those age to the device may occur.	values be	eyond whi	ch dam-
Note 2. Unloss otherwise exection all voltages	ara rafara		round

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.


### **DC Electrical Characteristics**


Symbol	Parameter	Conditions	TA	= 25°C	$T_A = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
Cymbol	i uluilotoi	Conditions	Тур		Guaranteed L	imits	onito
VIH	Minimum HIGH Level			2.0	2.0	2.0	V
	Input Voltage			2.0	2.0	2.0	v
V <sub>IL</sub>	Maximum LOW Level			0.8	0.8	0.8	V
	Input Voltage			0.8	0.8	0.8	v
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH}$ or $V_{IL}$					
	Output Voltage	$ I_{OUT}  = 20 \ \mu A$	V <sub>CC</sub>	V <sub>CC</sub> -0.1	V <sub>CC</sub> -0.1	V <sub>CC</sub> - 0.1	
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	5.2	4.98	4.84	4.7	
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$ or $V_{IL}$					
	Voltage	$ I_{OUT}  = 20 \ \mu A$	0	0.1	0.1	0.1	
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	0.2	0.26	0.33	0.4	
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> = V <sub>CC</sub> or GND		±0.1	±1.0	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent	V <sub>IN</sub> = V <sub>CC</sub> or GND			90	100	
	Supply Current	$I_{OUT} = 0 \ \mu A$		8.0	80	160	μA
		V <sub>IN</sub> = 2.4V or 0.4V (Note 4)		1.0	1.3	1.5	mA

Note 4: This is measured per pin. All other inputs are held at  $\mathrm{V}_{\mathrm{CC}}$  ground.


# **MM74HCT164**

$V_{CC} = 5$ Syml		, C <sub>L</sub> = 15 pF, 1 Param			Conditi	ons		Тур	Guarantee	ed	Unit
0,						0.10			Limit		-
f <sub>MAX</sub>		num Operating		50% Dut				55	35		MH
		ency from Cloc		Cycle Cl	ock						
t <sub>PHL</sub> , t <sub>PLH</sub>		num Propagatio	n					17	27		ns
	-	Clock to Q									
t <sub>PHL</sub>		num Propagatio						23	38		ns
	,	from Clear to C									
t <sub>REM</sub>		ium Removal Ti	me,					3	6		ns
		to Clock									
t <sub>S</sub>		ium Set Up Tim	e	t <sub>H</sub> ≥ 20 r	IS			6	13		ns
		to Clock		4 + 00				4.5	-		
t <sub>H</sub>		ium Hold Time		t <sub>S</sub> ≥ 20 r	IS			1.5	5		ns
		to Data um Pulse Widt		_				9	16		
tw		, Preset or Clea	-					9	16		ns
				s otherwise							
Symbol	Par	ameter	Condit		<b>T</b> <sub>A</sub> =	≥25°C		-	T <sub>A</sub> = -55°C		ļ
	-				T <sub>A</sub> = Typ	Max	T <sub>A</sub> = -40 Min	Max	T <sub>A</sub> = −55°C Min	Max	
Symbol	Par Maximum Op Frequency		Condit 50% Duty Cycle Clock		<b>T</b> <sub>A</sub> =			-			
	Maximum Op Frequency Maximum Pro	erating	50% Duty		T <sub>A</sub> = Typ	Max		Max		Max	
f <sub>MAX</sub> t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Op Frequency Maximum Pro Delay from C	erating opagation lock to Q	50% Duty		T <sub>A</sub> = Typ 45 20	Max    30    30		Max 25 38		<b>Max</b> 22 45	
f <sub>MAX</sub>	Maximum Op Frequency Maximum Pro	erating ppagation lock to Q ppagation	50% Duty		Т <sub>А</sub> = Тур 45	<b>Max</b> 30		<b>Max</b> 25		<b>Max</b> 22	
f <sub>MAX</sub> t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Op Frequency Maximum Pro Delay from C Maximum Pro Delay from C Minimum Rer	erating ppagation lock to Q ppagation lear to Q noval Time	50% Duty		T <sub>A</sub> = Typ 45 20	Max    30    30		Max 25 38		<b>Max</b> 22 45	
f <sub>MAX</sub> t <sub>PHL</sub> , t <sub>PLH</sub> t <sub>PHL</sub> t <sub>REM</sub>	Maximum Op Frequency Maximum Pro Delay from C Delay from C Delay from C Minimum Rer Clear to Cloc	erating ppagation lock to Q ppagation lear to Q noval Time	50% Duty Cycle Clock		T <sub>A</sub> =    Typ    45    20    26    4	Max    30    30    41    8		Max    25    38    51    10		Max    22    45    61    14	
f <sub>MAX</sub> t <sub>PHL</sub> , t <sub>PLH</sub> t <sub>PHL</sub>	Maximum Op Frequency Maximum Pro Delay from C Maximum Pro Delay from C Minimum Rer	erating ppagation lock to Q ppagation lear to Q noval Time k up Time	50% Duty		T <sub>A</sub> =    Typ    45    20    26	Max    30    30    41		Max    25    38    51		Max 22 45 61	
f <sub>MAX</sub> t <sub>PHL</sub> , t <sub>PLH</sub> t <sub>PHL</sub> t <sub>REM</sub>	Maximum Op Frequency Maximum Pro Delay from C Delay from C Delay from C Minimum Ren Clear to Cloc Minimum Set Data to Clock Minimum Hol	erating ppagation lock to Q ppagation lear to Q moval Time k up Time	50% Duty Cycle Clock		T <sub>A</sub> =    Typ    45    20    26    4	Max    30    30    41    8		Max    25    38    51    10		Max    22    45    61    14	
f <sub>MAX</sub> t <sub>PHL</sub> , t <sub>PLH</sub> t <sub>PHL</sub> t <sub>REM</sub> t <sub>S</sub>	Maximum Op Frequency Maximum Pro Delay from C Delay from C Delay from C Minimum Ren Clear to Cloc Minimum Set Data to Clock Minimum Hol Clock to Data	erating ppagation lock to Q ppagation lear to Q moval Time k up Time t d Time	50% Duty Cycle Clock t <sub>H</sub> ≥ 20 ns		T <sub>A</sub> =    Typ    45    20    26    4    7    1.5	Max  30    30  -    41  -    8  -    15  -    5  -		Max    25    38    51    10    19    5		Max    22    45    61    14    23    5	
f <sub>MAX</sub> t <sub>PHL</sub> , t <sub>PLH</sub> t <sub>PHL</sub> t <sub>REM</sub> t <sub>S</sub>	Maximum Op Frequency Maximum Pro Delay from C Delay from C Delay from C Delay from C Delay from C Clear to Clock Minimum Set Data to Clock Minimum Hol Clock to Data Minimum Pul	erating ppagation lock to Q ppagation lear to Q moval Time k up Time d Time se Width	50% Duty Cycle Clock t <sub>H</sub> ≥ 20 ns		T <sub>A</sub> =    Typ    45    20    26    4    7	Max    30    30    41    8    15		Max    25    38    51    10    19		Max    22    45    61    14    23	
fMAX tPHL, tPLH tPHL tREM tREM ts ts t t	Maximum Op Frequency Maximum Pro Delay from C Delay from	erating ppagation lock to Q ppagation lear to Q moval Time k up Time i d Time i se Width ar	50% Duty Cycle Clock t <sub>H</sub> ≥ 20 ns		T <sub>A</sub> =    Typ    45    20    26    4    7    1.5	Max  30    30  -    41  -    8  -    15  -    5  -    18  -		Max    25    38    51    10    19    5    22		Max    22    45    61    14    23    5    27	
fMAX tphL, tpLH tphL tphL tphL tphL tphL tphL tphL tphL	Maximum Op Frequency Maximum Pro Delay from C Delay from	erating ppagation lock to Q ppagation lear to Q moval Time k up Time i d Time i se Width ar	50% Duty Cycle Clock t <sub>H</sub> ≥ 20 ns		T <sub>A</sub> =    Typ    45    20    26    4    7    1.5	Max  30    30  -    41  -    8  -    15  -    5  -		Max    25    38    51    10    19    5		Max    22    45    61    14    23    5	
fMAX tPHL, tPLH tPHL tREM tREM ts ty ty ty ty ty	Maximum Op Frequency Maximum Pro Delay from C Delay from	erating ppagation lock to Q ppagation lear to Q moval Time k up Time d Time se Width ar ut Rise and	50% Duty Cycle Clock t <sub>H</sub> ≥ 20 ns		T <sub>A</sub> =    Typ    45    20    26    4    7    1.5	Max  30    30		Max    25    38    51    10    19    5    22    500		Max    22    45    61    14    23    5    27    500	
fMAX tPHL, tPLH tPHL tREM tREM ts ts t t	Maximum Op Frequency Maximum Pro Delay from C Delay from	erating ppagation lock to Q ppagation lear to Q moval Time k up Time d Time se Width ar ut Rise and tput	50% Duty Cycle Clock t <sub>H</sub> ≥ 20 ns		T <sub>A</sub> =    Typ    45    20    26    4    7    1.5	Max  30    30  -    41  -    8  -    15  -    5  -    18  -		Max    25    38    51    10    19    5    22		Max    22    45    61    14    23    5    27	
fMAX tPHL, tPLH tPHL tREM tREM tREM tr tw tr, tr tr tr, tr	Maximum Op Frequency Maximum Pro Delay from C Delay from C Delay from C Delay from C Delay from C Clear to Clock Minimum Hol Clock to Data Minimum Pul Clock, or Clea Maximum Inp Fall Time Maximum Ou Rise and Fall	erating ppagation lock to Q ppagation lear to Q moval Time k up Time d Time se Width ar ut Rise and tput Time	50% Duty Cycle Clock $t_{H} \ge 20 \text{ ns}$ $t_{S} \ge 20 \text{ ns}$		T <sub>A</sub> =    Typ    45    20    26    4    7    1.5    10	Max  30    30		Max    25    38    51    10    19    5    22    500		Max    22    45    61    14    23    5    27    500	
fMAX tPHL, tPLH tPHL tREM tREM ts ty ty ty ty ty	Maximum Op Frequency Maximum Pro Delay from C Delay from	erating ppagation lock to Q ppagation lear to Q moval Time k up Time is d Time is se Width ar ut Rise and tput Time ation	50% Duty Cycle Clock t <sub>H</sub> ≥ 20 ns		T <sub>A</sub> =    Typ    45    20    26    4    7    1.5	Max  30    30		Max    25    38    51    10    19    5    22    500		Max    22    45    61    14    23    5    27    500	
fMAX tPHL, tPLH tPHL tREM tREM tREM tr tw tr, tr tr tr, tr	Maximum Op Frequency Maximum Pro Delay from C Delay from C Delay from C Delay from C Delay from C Clear to Clock Minimum Hol Clock to Data Minimum Pul Clock, or Clea Maximum Inp Fall Time Maximum Ou Rise and Fall	erating ppagation lock to Q ppagation lear to Q moval Time ( up Time with see Width ar ut Rise and tput Time ation (Note 5)	50% Duty Cycle Clock $t_{H} \ge 20 \text{ ns}$ $t_{S} \ge 20 \text{ ns}$		T <sub>A</sub> =    Typ    45    20    26    4    7    1.5    10	Max  30    30		Max    25    38    51    10    19    5    22    500		Max    22    45    61    14    23    5    27    500	





www.fairchildsemi.com



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC