imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Document Number: MMA51xxKW Rev. 11, 08/2012

VRoHS



Xtrinsic MMA51xxKW PSI5 Inertial Sensor

The MMA51xxKW family, a SafeAssure solution, includes the AKLV27 and PSI5 Version 1.3 compatible overdamped Z-axis satellite accelerometers.

Features

- ±60g to ±480g Full-Scale Range
- · Selectable 400 Hz, 3-Pole, or 4-pole Low-Pass Filter
- Single Pole High Pass Filter with Fast Startup and Output Rate Limiting
- PSI5 Version 1.3 Compatible
 - PSI5-P10P-500/3L Compatible
 - Programmable Time Slots with 0.5 μs Resolution
 - Selectable Baud Rate: 125 kBaud or 190.5 kBaud
 - Selectable Data Length: 8 or 10 bits
 - Selectable Error Detection: Even Parity, or 3-bit CRC
 - Optional Daisy Chain with External Low-Side Switch
- Two-Wire Programming Mode
- + 16 μ s Internal Sample Rate, with Interpolation to 1 μ s
- Pb-Free 16-Pin QFN, 6 by 6 Package
- Qualified AECQ100, Revision G, Grade 1 (-40°C to +125°C) (<u>http://www.aecouncil.com/</u>)

Typical Applications

· Airbag Front and Side Crash Detection

	OF	RDERING INFOR	RMATION	
Device	Axis	Range	Package	Shipping
MMA5106KW	Z	±60g	2086-01	Tubes
MMA5112KW	Z	±120g	2086-01	Tubes
MMA5124KW	Z	±240g	2086-01	Tubes
MMA5148KW	Z	±480g	2086-01	Tubes
MMA5106KWR2	Z	±60g	2086-01	Tape & Reel
MMA5112KWR2	Z	±120g	2086-01	Tape & Reel
MMA5124KWR2	Z	±240g	2086-01	Tape & Reel
MMA5148KWR2	Z	±480g	2086-01	Tape & Reel

For user register array programming, please consult your Freescale representative.



Xtrinsic









Application Diagram



Figure 1. Application Diagram

	External Component Recommendations									
Ref Des	Туре	Description	Purpose							
C1	Ceramic	2.2 nF, 10%, 50V minimum, X7R	V _{CC} Power Supply Decoupling and Signal Damping							
C3	Ceramic	470 pF, 10%, 50V minimum, X7R	I _{DATA} Filtering and Signal Damping							
C2	Ceramic	15 nF, 10%, 50V minimum, X7R	V _{CC} Power Supply Decoupling							
C4, C5, C6	Ceramic	1 $\mu F,$ 10%, 10V minimum, X7R	Voltage Regulator Output Capacitor(s)							
R1	General Purpose	82Ω, 5%, 200 PPM	V _{CC} Filtering and Signal Damping							
R2	General Purpose	27Ω, 5%, 200 PPM	I _{DATA} Filtering and Signal Damping							
R3	General Purpose	20 kΩ, 5%, 200 PPM	Gate Resistor for External Low-Side Daisy Chain FET							
M1	N-Channel MOSFET	_	Low-Side Daisy Chain Transistor							

Device Orientation



EARTH GROUND

Figure 2. Device Orientation Diagram



Internal Block Diagram



Figure 3. Block Diagram



1 Pin Connections



Figure 4. Top View, 16-Pin QFN Package

Table 1. Pin Description

Pin	Pin Name	Formal Name	Definition
1	V _{CC}	Supply	This pin is connected to the PSI5 power and data line through a resistor and supplies power to the device. An external capacitor must be connected between this pin and V_{SS} . Reference Figure 1.
2	V _{SS}	Digital GND	This pin is the power supply return node for the digital circuitry.
3	I _{DATA}	Response Current	This pin is connected to the PSI5 power and data line through a resistor and modulates the response current for PSI5 com- munication. Reference Figure 1.
4	V _{SS}	Digital GND	This pin is the power supply return node for the digital circuitry.
5	PCM	PCM Output	This pin provides a 4 MHz PCM signal proportional to the acceleration data for test purposes. The output can be enabled via OTP. Reference Section 3.5.3.7. If unused, this pin must be left unconnected.
6	SCLK	SPI Clock	This input pin provides the serial clock to the SPI port for test purposes. An internal pulldown device is connected to this pin. This pin must be grounded or left unconnected in the application.
7	D _{OUT}	SPI Data Out	This pin functions as the serial data output from the SPI port for test purposes. This pin must be left unconnected in the appli- cation.
8	D _{IN}	SPI Data In	This pin functions as the serial data input to the SPI port for test purposes. An internal pulldown device is connected to this pin. This pin must be grounded or left unconnected in the application.
9	V _{REG}	Digital Supply	This pin is connected to the power supply for the internal digital circuitry. An external capacitor must be connected between this pin and V_{SS} . Reference Figure 1.
10	CS	Chip Select	This input pin provides the chip select to the SPI port for test purposes. An internal pullup device is connected to this pin. This pin must be left unconnected in the application.
11	V _{REGA}	Analog Supply	This pin is connected to the power supply for the internal analog circuitry. An external capacitor must be connected between this pin and V_{SSA} . Reference Figure 1.
12	VSSA	Analog GND	This pin is the power supply return node for the analog circuitry.
13	V _{BUF}	Power Supply	This pin is connected to a buffer regulator for the internal circuitry. The buffer regulator supplies both the analog (V_{REGA}) and digital (V_{REG}) supplies to provide immunity from EMC and supply dropouts on V_{CC} . An external capacitor must be connected between this pin and V_{SS} . Reference Figure 1.
14	TEST	Test Pin	This pin is must be grounded or left unconnected in the application.
15	BUS_SW	Bus Switch Gate Drive	This pin is the drive for a low-side daisy chain switch. When daisy chain mode is enabled, this pin is connected to the gate of an n-channel FET which connects V_{SS} to V_{SS_OUT} . Reference Figure 1. If unused, this pin must be left unconnected.
16	VSSA	Analog GND	This pin is the power supply return node for the analog circuitry.
17	PAD	Die Attach Pad	This pin is the die attach flag, and is internally connected to VSS. Reference Section 7 for die attach pad connection details.
	Corner Pads	Corner Pads	The corner pads are internally connected to V _{SS} .



2 Electrical Characteristics

2.1 Maximum Ratings

Maximum ratings are the extreme limits to which the device can be exposed without permanently damaging it.

#	Rating	Symbol	Value	Unit	
1 2 3	Supply Voltage (V _{CC} , I _{DATA}) Reverse Current \leq 160 mA, t \leq 80 ms Continuous Transient (< 10 μ s)	V _{CC_REV} V _{CC_MAX} V _{CC_TRANS}	-0.7 +20.0 +25.0	V V V	(3) (3) (9)
4	V _{BUF,} Test, BUS_SW		-0.3 to +4.2	V	(3)
5	V _{REG} , V _{REGA,} SCLK, CS, D _{IN} , D _{OUT} , PCM		-0.3 to +3.0	V	(3)
6	Powered Shock (six sides, 0.5 ms duration)	9 _{pms}	±2000	g	(3)
7	Unpowered Shock (six sides, 0.5 ms duration)	9 _{shock}	±2500	g	(3)
8	Drop Shock (to concrete, tile or steel surface, 10 drops, any orientation)	h _{DROP}	1.2	m	(5)
9 10 11 12	Electrostatic Discharge (per AEC-Q100) External Pins (V _{CC} , I _{DATA} , V _{SS} , V _{SSA}), HBM (100 pF, 1.5 k Ω) HBM (100 pF, 1.5 k Ω) CDM (R = 0 Ω) MM (200 pF, 0 Ω)	V _{ESD} V _{ESD} V _{ESD} V _{ESD}	±4000 ±2000 ±1500 ±200	V V V V	(5) (5) (5) (5)
13 14	Temperature Range Storage Junction	T _{stg} T _J	-40 to +125 -40 to +150	°C °C	(3) (9)
15	Thermal Resistance	θ _{JC}	2.5	°C/W	(9,14)

2.2 Operating Range

 $V_L \le (V_{CC} - V_{SS}) \le V_H$, $T_L \le T_A \le T_H$, $\Delta T \le 25$ K/min, unless otherwise specified.

#	Characteristic	Symbol	Min	Тур	Мах	Units	
16 17	Supply Voltage	V _{CC} V _{CC_UV}	V _L 4.2 V _{VCC_UV_F}		V _H 17.0 V _L	v v	(1 (9
18	Programming Voltage ($I_{DATA} \le 85 \text{ mA}$) Applied to I_{DATA} , V_{CC}	V _{PP}	14.0	_	_	v	(3
19 20	Operating Temperature Range	T _A T _A	T _L -40 -40		T _H +105 +125	℃ ℃	(1 (3



#	Characteristic	Symbol	Min	Тур	Мах	Units	
21	Quiescent Supply Current *	I _{IDLE}	4.0	—	8.0	mA	(1)
22	Modulation Supply Current *	I _{MOD}	I _{IDLE} + 22.0	I _{IDLE} + 26.0	I _{IDLE} + 30.0	mA	(1)
23	Inrush Current (Power On until V _{BUF} , V _{REG} , V _{REGA} Stable)	I _{INRUSH}	_	—	30	mA	(3)
24 25 26	Internally Regulated Voltages * V _{BUF} * V _{REG} * V _{REGA} *	V _{BUF} V _{REG} V _{REGA}	3.60 2.425 2.425	3.80 2.50 2.50	4.00 2.575 2.575	V V V	(1) (1) (1)
27 28 29 30	Low Voltage Detection Threshold V _{CC} Falling V _{BUF} Falling V _{REG} Falling V _{REGA} Falling Hysteresis	Vvcc_uv_f V _{BUF_UV_} f V _{REG_UV_} f V _{REGA_UV_} f	3.40 2.95 2.15 2.15	3.70 3.15 2.25 2.25	4.0 3.35 2.35 2.35	> > > >	(3, 6) (3, 6) (3, 6) (3, 6)
31 32 33 34	V _{CC} V _{BUF} V _{REG} V _{REGA}	V _{CC_HYST} Vbuf_hyst Vreg_hyst V _{REGA_} hyst	0.10 0.05 0.05 0.05	0.25 0.10 0.10 0.10	0.40 0.15 0.15 0.15	V V V V	(3) (3) (3) (3)
35 36	External Capacitor (V _{BUF} , V _{REG} , V _{REGA}) Capacitance ESR (including interconnect resistance)	ESR	500 0	1000 —	1500 200	nF mΩ	(9) (9)
37 38	Synchronization Pulse (See Figure 5) V _{IDLE} Voltage Range * DC Sync Pulse Detection Threshold *	$V_{\text{IDLE}} \Delta V_{\text{SYNC}}$	 V _{IDLE} +1.4	 V _{IDLE} +2.0	15.4 V _{IDLE} +2.6	v v	(3, 11) (3, 6)
39	Sync Pulse Pulldown Current	I _{SYNC_PD}	—	I _{MOD} - I _{IDLE}	_	mA	(3)
40	Output High Voltage (DO) I _{Load} = 100 μA	V _{OH}	V _{REG} - 0.1	_	_	v	(9)
41	Output Low Voltage (DO) I _{Load} = 100 μA	V _{OL}	_	_	0.1	v	(9)
42	Input High Voltage CS, SCLK, DI	V _{IH}	0.7 * V _{REG}	_	_	v	(9)
43	Input <u>Low</u> Voltage CS, SCLK, DI	V _{IL}	_	_	0.3 * V _{REG}	v	(9)
44 45	Input Current High (at V _{IH}) <u>(DI)</u> Low (at V _{IL}) (CS)	I _{IH} I _{IL}	-100 10		-10 100	μΑ μΑ	(9) (9)
46	Pulldown Resistance (SCLK)	R _{PD}	20	—	100	kΩ	(9)
47	BUS_SW Output High Voltage (BUS_SW) $I_{Load} = 100 \ \mu A$	V _{BUS_SW_OH}	3.15	_	V _{BUF}	v	(9)
48	Output Low Voltage (BUS_SW) I _{Load} = 100 μA	V _{BUS_SW_OL}	0.0		0.45	v	(9)
49	Daisy Chain Addressing Mode Sync Pulse Period			t _{S-S_PM_L}		s	(7)
50	Bus Switch Output Activation Time (C = 50 pF) From last bit of "SetAdr" Response to 80% of V _{BUS_SW_OH}	t _{BUS_} SW	_	_	300	μs	(7)
51	Sync Pulse Blanking Time after "SetAdr" Command Received From last bit of "SetAdr" Response	tDC_BLANKING		200000 / f _{OSC}		s	(7)



#	Characteristic	Symbol	Min	Тур	Мах	Units	
52 53 54 55	Sensitivity (10-bit output @ 100 Hz, referenced to 0 Hz) ±60g Range * ±120g Range * ±240g Range * ±480g Range * total Sensitivity Error (including non linearity)	SENS SENS SENS SENS	 	8 4 2 1	 	LSB/g LSB/g LSB/g LSB/g	(1 (1 (1
56 57 58 59 60 61	$ \begin{array}{l} \text{T}_{A} = 25^{\circ}\text{C}, \leq \pm 240\text{g} \\ \text{T}_{L} \leq \text{T}_{A} \leq \text{T}_{H}, \leq \pm 240\text{g} \\ \text{T}_{L} \leq \text{T}_{A} \leq \text{T}_{H}, \leq \pm 240\text{g}, \text{V}_{\text{VCC_UV_F}} \leq \text{V}_{\text{CC}} \leq \text{V}_{L} \\ \text{T}_{A} = 25^{\circ}\text{C}, > \pm 240\text{g}, \text{V}_{\text{VCC_UV_F}} \leq \text{V}_{\text{CC}} \leq \text{V}_{L} \\ \text{T}_{L} \leq \text{T}_{A} \leq \text{T}_{H}, > \pm 240\text{g}, \text{V}_{\text{VCC_UV_F}} \leq \text{V}_{\text{CC}} \leq \text{V}_{L} \\ \end{array} $	ΔSENS_240 ΔSENS_240 ΔSENS_240 ΔSENS_480 ΔSENS_480 ΔSENS_480	-5 -7 -5 -7 -7	 	+5 +7 +5 +7 +7	% % % %	(1 (1 (9 (1 (9
62 63	$ \begin{array}{l} \mbox{Digital Offset Before Offset Cancellation} \\ 10\mbox{-bit} \\ 10\mbox{-bit}, \ T_L \leq T_A \leq T_H, \ V_{VCC_UV_F} \leq V_{CC} \leq V_L \end{array} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	OFF _{10Bit} OFF _{10Bit}	-52 -52	0 0	+52 +52	LSB LSB	(1 (9
64 65	Digital Offset After Offset Cancellation 10-bit, 0.3 Hz HPF or 0.1 Hz HPF * 10-bit, 0.04 Hz HPF *	OFF _{10Bit} OFF _{10Bit}	-1 -2	0 0	+1 +2	LSB LSB	(1 (9
66	Continuous Offset Monitor Limit 10-bit output, before compensation	OFF _{MON}	-66	_	+66	LSB	(3
67	Range of Output (10-Bit Mode) Acceleration	RANGE	-480	_	+480	LSB	(3
68 69	Cross-Axis Sensitivity X-axis to Z-Axis * Y-axis to Z-Axis *	V _{XZ} V _{YZ}	-5 -5		+5 +5	% %	(3 (3
70	System Output Noise Peak (10-bit Mode, 1 Hz - 1 kHz, All Ranges) *	n _{Peak}	-4	—	+4	LSB	(3
71	System Output Noise RMS (10-bit mode, 1 Hz - 1 kHz, All Ranges) *	n _{RMS}	—	—	+1.0	LSB	(3
72 73	Non-linearity 10-bit output, ≤ ±240g 10-bit output, > ±240g	NL _{OUT_240g} NL _{OUT_480g}	-2 -2		+2 +2	% %	(3 (3



2.5 Electrical Characteristics - Self-Test and Overload

 $V_L \leq (V_{CC} \text{ - } V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, \Delta T \leq 25 \text{ K/min, unless otherwise specified.}$

#	Characteristic	Symbol	Min	Тур	Max	Units	ĺ
74 75 76 77		9st10_60z 9st10_120z 9st10_240z 9st10_480z	120 40 35 12	 	280 160 153 94	LSB LSB LSB LSB	(3 (3 (3 (3
78 79	Acceleration (without hitting internal g-cell stops) ±60g Range Positive ±60g Range Negative	gg-cell_Clip60ZP gg-cell_Clip60ZN	425 -1205	642 -720	980 -512	g g	(9 (9
80 81	Acceleration (without hitting internal g-cell stops) ±120g Range Positive ±120g Range Negative	gg-cell_Clip120ZP gg-cell_Clip120ZN	425 -1205	642 -720	980 -512	g g	(9 (9
82 83	Acceleration (without hitting internal g-cell stops) ±240g Range Positive ±240g Range Negative	g _{g-cell_} Clip240ZP g _g -cell_Clip240ZN	1450 -3100	2180 -2210	2800 -1800	g g	(9 (9
84 85	Acceleration (without hitting internal g-cell stops) ±480g Range Positive ±480g Range Negative	9 _{g-cell_} Clip480ZP 9 _{g-cell_} Clip480ZN	2200 -3700	2800 -3220	3300 -2780	g g	(9 (9
86 87	Σ∆ and Sinc Filter Clipping Limit ±60g Range Positive ±60g Range Negative	9adc_Clip60ZP 9adc_Clip60ZN	159 -334	238 -274	336 -216	g g	(9 (9
88 89	Σ∆ and Sinc Filter Clipping Limit ±120g Range Positive ±120g Range Negative	9ADC_Clip120ZP 9ADC_Clip120ZN	305 -693	433 -544	577 -414	g g	(9 (9
90 91	Σ∆ and Sinc Filter Clipping Limit ±240g Range Positive ±240g Range Negative	9ADC_Clip240ZP 9ADC_Clip240ZN	836 -1909	1178 -1566	1599 -1245	g g	(9 (9
92 93	Σ∆ and Sinc Filter Clipping Limit ±480g Range Positive ±480gZ Range Negative	9ADC_Clip480ZP 9ADC_Clip480ZN	1591 -3217	2014 -2856	2478 -2524	g g	(9 (9



2.6 Dynamic Electrical Characteristics - PSI5 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, T_L \leq T_A \leq T_H, \Delta T \leq 25$ K/min, unless otherwise specified

#	Characteristic	Symbol	Min	Тур	Max	Units]
94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109	Initialization Timing Phase 1 Phase 2 (10-Bit, Synchronous Mode, k = 4) Phase 2 (8-Bit, Synchronous Mode 0, k = 8) Phase 2 (10-Bit, Asynchronous Mode 0, k = 8) Phase 2 (8-Bit, Asynchronous Mode 0, k = 16) Phase 3 (10-Bit, Synchronous Mode, ST_RPT = 0) Phase 3 (8-Bit, Synchronous Mode 0, ST_RPT = 0) Phase 3 (8-Bit, Asynchronous Mode 0, ST_RPT = 0) Phase 3 (8-Bit, Asynchronous Mode 0, ST_RPT = 0) Offset Cancellation Stage 1 Operating Time Offset Cancellation Stage 2 Operating Time Self-Test Stage 1 Operating Time Self-Test Stage 3 Operating Time Self-Test Stage 3 Operating Time Self-Test Repetitions Programming Mode Entry Window	[†] PSI5_INIT1 [†] PSI5_INIT2_10s [†] PSI5_INIT2_10a0 [†] PSI5_INIT2_10a0 [†] PSI5_INIT3_10a0 [†] PSI5_INIT3_10a0 [†] PSI5_INIT3_10a0 [†] PSI5_INIT3_8a0 [†] PSI5_INIT3_8a0 [†] OC1 [†] OC2 [†] ST1 [†] ST2 [†] ST3 ST_RPT [†] PME	 0	532000 / f _{OSC} 256 * t _S -S 288 * t _S -S 512 * t _A SYNC 576 * t _A SYNC 2 * t _S -S 2 * t _S -S 19 * t _A SYNC 2 * t _S -S 19 * t _A SYNC 320000 / f _{OSC} 128000 / f _{OSC} 128000 / f _{OSC} 128000 / f _{OSC}		* * * * * * * * * * * * * *	(7) (7) (7) (7, 12 (7, 12 (7, 12 (7, 12 (7, 12 (7, 12 (7) (7) (7) (7) (7, 12 (7) (7) (7) (7, 12 (7)
110 111 112 113 114 115 116 117 118 119 120 121	Synchronization Pulse (Figure 5, Figure 28 and Figure 32) Reset to first sync pulse (Program Mode Entry) Reset to first sync pulse (Normal Mode) Sync Pulse Period Sync Pulse Width Sync Pulse Reference LPF time constant Sync Pulse Reference Discharge Start Time Sync Pulse Reference Discharge Activation Time Sync Pulse Reference Discharge Activation Time Sync Pulse Reference Discharge Activation Time Sync Pulse Reference Discharge Mathematication Time Sync Pulse Detection Disable Time (BLANKTIME = 0) Analog Delay of Sync Pulse Detection Sync Pulse Pulldown Function Delay Time Sync Pulse Pulldown Function Activate Time Sync Pulse Detection Jitter	trs_pm trs ts-s tsync tsync_lpf tsync_lpf_rst_st tsync_lpf_rst_ tsync_lpf_rst tsync_off_500 ta_sync_oly tpd_oly tpd_on tsync_uit	58 ^t PSI5_INIT1 ^t SYNC_OFF 9 120 50 0		 600 2/f _{OSC}	ms s μs μs s s ns s s s s	(7) (7) (7) (9) (7) (7) (7) (7) (7) (7) (7)
122 123	Data Transmission Single Bit Time (PSI5 Low Bit Rate) * Data Transmission Single Bit Time (PSI5 High Bit Rate) *	^t віт_low ^t віт_ні	7.6000 4.9875	8.0000 5.2500	8.4000 5.5125	μs μs	(7) (7)
124 125	Modulation Current (20% to 80% of I _{MOD} - I _{IDLE}) Rise Time Fall Time	t _{RISE} t _{FALL}	324 324	463 463	602 602	ns ns	(3) (3)
126 127	Position of bit transition (PSI5 Low Baud Rate) * Position of bit transition (PSI5 High Baud Rate) *	t _{Bittrans_LowBaud} t _{Bittrans_HighBaud}	49 47	50 —	51 53	% %	(7) (7)
128	Asynchronous Response Time *	t _{ASYNC}	—	912 / f _{OSC}	—	S	(7)
129 130 131 132 133 134 135 136	Time Slots Minimum Programmed Time Slot (TIMESLOTx = 0x001) Maximum Programmed Time Slot (TIMESLOTx = 0x3FF) Default Time Slot (TIMESLOTx = 0x000) Time Plot Resolution Sync Pulse to Daisy Chain Default Time Slot 1 Sync Pulse to Daisy Chain Default Time Slot 2 Sync Pulse to Daisy Chain Default Time Slot 3 Sync Pulse to Daisy Chain Programming Time Slot	^t TIMESLOTX_MIN ^t TIMESLOT_DFLT ^t TIMESLOT_DFLT ^t TIMESLOT_RES ^t TIMESLOT_DC1 ^t TIMESLOT_DC2 ^t TIMESLOT_DC3 ^t TIMESLOT_DCP		2 / fosc 2046 / fosc 2 / fosc 2 / fosc 186 / fosc 186 / fosc 1400 / fosc 186 / fosc		s s s/LSB s s s	(7, 9) (3, 7) (3, 7) (7) (7) (7) (7) (7) (7)
137 138	Data Interpolation Latency (Figure 35, Figure 36) Data Setup Time - Synchronous Mode (Figure 36) Data Setup Time - Double Sample Rate Mode (Figure 37) Data Setup Time - 16 Bit Resolution Mode (Figure 39)	tLAT_INTERP tDATASETUP_synch tDATASETUP_double tDATASETUP_16	64 / f _{OSC} 48 / f _{OSC} 48 / f _{OSC} 48 / f _{OSC}	 	65 / f _{OSC} 56 / f _{OSC} 60 / f _{OSC} 60 / f _{OSC}	s s s	(7) (7) (7) (7)
139 140 141 142 143	$\begin{array}{c} \mbox{Programming Mode Timing} \\ \mbox{Programming Mode Sync Pulse Period} \\ \mbox{Programming Mode Command Timeout} \\ \mbox{OTP Write Command to } V_{CC} = V_{PP} \\ \mbox{OTP Write CMD Response to OTP programming start} \\ \mbox{Time to program the OTP User Array} \end{array}$	^t S-S_PM_L ^t PM_TIMEOUT ^t PROG_HOLD ^t PROG_DELAY ^t PROG_ARRAY	495 — — — 70	500 4 * t _{S-S_PM} 	505 20 40 	μs μs μs ms ms	(7) (7) (7) (7) (7)



2.7 Dynamic Electrical Characteristics - Signal Chain $V_L \leq (V_{CC} - V_{SS}) \leq V_H, T_L \leq T_A \leq T_H, \Delta T \leq 25$ K/min, unless otherwise specified

#	Characteristic	Symbol	Min	Тур	Max	Units]
144	Internal Oscillator Frequency *	fosc	3.80	4	4.20	MHz	(1)
145 146 147 148	DSP Low-Pass Filter (Note15) Cutoff frequency LPF0 (referenced to 0 Hz) Filter Order LPF0 Cutoff frequency LPF1 (referenced to 0 Hz) Filter Order LPF1	f _{C_LPF0} O _{LPF0} f _{C_LPF1} O _{LPF1}	 	400 3 400 4		Hz 1 Hz 1	(7) (7) (7) (7)
149 150 151 152 153 154 155 156 157 158 159 160 161 162	DSP Offset Cancellation Low-Pass Filter (Note15) Offset Cancellation Low-Pass Filter Input Sample Rate Stage 1 Cutoff frequency, Startup Phase 1 Stage 2 Cutoff frequency, Startup Phase 1 Stage 2 Cutoff frequency, Startup Phase 1 Cutoff frequency, Option 0 Filter Order, Option 0 Offset Cancellation Output Update Rate (8-Bit Mode) Offset Cancellation Output Step Size (8-Bit Mode) Offset Cancellation Output Step Size (8-Bit Mode) Offset Cancellation Output Step Size (10-Bit Mode) Offset Cancellation Output Step Size (10-Bit Mode) Offset Cancellation Output Step Size (10-Bit Mode) Offset Monitor Update Frequency Offset Monitor Count Limit Offset Monitor Counter Size	toc_sampleRate fc_oc10 oc10 fc_oc03 occ03 fc_oc0 occ0 toffRate_8 oFFStep_8 toffRate_10 oFFStep_10 oFFMONosc OFFMON_CNTLIMIT OFFMON_CNTSIZE		256 10.0 1 0.300 1 fosc/2e6 0.125 fosc/2e6 0.5 fosc/2000 4096 8192		μs Hz 1 Hz 1 S LSB Hz 1 1	(7) (7) (7) (7) (7) (7) (7) (7) (7) (7)
163 164 165 166	Sensing Element Natural Frequency ±60g ±120g ±240g ±480g	f _{gcell_Z60} f _{gcell_Z120} f _{gcell_Z240} f _{gcell_Z480}	7000 7000 13600 16289		8000 8000 15100 17996	Hz Hz Hz Hz	(9) (9) (9) (9)
167 168 169 170	Sensing Element Roll-off Frequency (-3 db) ±60g ±120g ±240g ±480g	$\begin{array}{c} f_{gcell_Z60} \\ f_{gcell_Z120} \\ f_{gcell_Z240} \\ f_{gcell_Z480} \end{array}$	798 798 2000 2250	 	2211 2211 4700 6350	Hz Hz Hz Hz	(9) (9) (9) (9)
171 172 173 174	Sensing Element Damping Ratio ±60g ±120g ±240g ±480g	ζgcell_Z60 ζgcell_Z120 ζgcell_Z240 ζgcell_Z480	1.870 1.870 1.750 1.250	 	4.610 4.610 3.500 3.000	 	(9) (9) (9) (9)
175 176 177 178	Sensing Element Delay (@100 Hz) ±60g ±120g ±240g ±480g	fgcell_delay_Z60 fgcell_delay_Z120 fgcell_delay_Z240 fgcell_delay_Z480	77 77 40 21	 	200 200 86 60	μs μs μs μs	(9) (9) (9) (9)
179	Package Resonance Frequency	f _{Package}	100	—	—	kHz	(9)



Dynamic Electrical Characteristics - Supply and SPI 2.8

 $V_{I} \leq (V_{CC} - V_{SS}) \leq V_{H}, T_{I} \leq T_{A} \leq T_{H}, \Delta T \leq 25$ K/min, unless otherwise specified

#	Characteristic	Symbol	Min	Тур	Мах	Units]
180	Quiescent Current Settling Time (Power Applied to Iq = $I_{IDLE} \pm 2 \text{ mA}$)	t _{SET}		—	5	ms	(3)
181	Reset Recovery Internal Delay (After internal POR)	t _{INT_INIT}	—	16000 / f _{OSC}	—	s	(7)
182 183 184	V _{CC} Micro-cut (C _{BUF} =C _{REG} =C _{REGA} =1 μF) Survival Time (V _{CC} disconnect without Reset, C _{BUF} =C _{REG} =C _{REGA} =700 nF) Survival Time (V _{CC} disconnect without Reset, C _{BUF} =C _{REG} =C _{REGA} =1 μF) Reset Time (V _{CC} disconnect above which Reset is guaranteed)	tvcc_MICROCUTmin tvcc_MICROCUT tvcc_RESET	30 50		 1000	μs μs μs	(3) (3) (3)
185 186 187 188	V _{BUF} , Capacitor Monitor Disconnect Time (Figure 10) POR to first Capacitor Test Disconnect Disconnect Time (Figure 10) Disconnect Delay, Asynchronous Mode (Figure 10) Disconnect Delay, Synchronous Mode (Figure 11)	^t POR_CAPTEST ^t CAPTEST_TIME ^t CAPTEST_ADLY ^t CAPTEST_SDLY		12000 / f _{OSC} 1.5 688 / f _{OSC} 72 / f _{OSC}	 5.0 	s µs s s	(7) (7) (7) (7)
189 190 191	V _{REG} , V _{REGA} Capacitor Monitor POR to first Capacitor Test Disconnect Disconnect Time Disconnect Rate	^t POR_CAPTEST ^t CAPTEST_TIME ^t CAPTEST_RATE		12000 / f _{OSC} 6 / f _{OSC} 256 / f _{OSC}		s s s	(7) (7) (7)
192 193 194 195 196 197 198 199 200 201 202 203 204 205	$ \begin{array}{l} \label{eq:series} \begin{aligned} & \text{Serial Interface Timing (See Figure 7, $C_{\text{DOUT}} \leq 80 \text{ pF}, $R_{\text{DOUT}} \geq 10 \text{ k}\Omega$) \\ & \text{Clock (SCLK) period (10\% of V_{CC} to 10\% of V_{CC}) \\ & \text{Clock (SCLK) high time (90\% of V_{CC} to 90\% of V_{CC}) \\ & \text{Clock (SCLK) high time (10\% of V_{CC} to 90\% of V_{CC}) \\ & \text{Clock (SCLK) rise time (10\% of V_{CC} to 10\% of V_{CC}) \\ & \text{Clock (SCLK) fail time (90\% of V_{CC} to 10\% of V_{CC}) \\ & \text{Clock (SCLK) fail time (90\% of V_{CC} to 10\% of V_{CC}) \\ & \text{Clock (SCLK) fail time (90\% of V_{CC} to 10\% of V_{CC}) \\ & \text{CS asserted to $SCLK$ high ($\overline{CS} = 10\% of V_{CC} to $SCLK = 10\% of V_{CC}) \\ & \text{Data setup time (D_{IN} = 10/90\% of V_{CC} to $SCLK = 10\% of V_{CC}) \\ & \text{Data hold time (SCLK = 90\% of V_{CC} to $D_{OUT} = 10/90\% of V_{CC}) \\ & \text{D}_{OUT}$ Data hold time (SCLK = 90\% of V_{CC} to $D_{OUT} = 10/90\% of V_{CC}) \\ & \text{SCLK}$ low to \overline{CS} high (SCLK = 10\% of V_{CC} to \overline{CS} = 90\% of V_{CC}) \\ & \text{SCLK}$ low to \overline{CS} high (SCLK = 10\% of V_{CC} to \overline{CS} = 90\% of V_{CC}) \\ & \text{SCLK}$ low to \overline{CS} high (SCLK = 10\% of V_{CC} to D_{OUT} = 11/90\% of V_{CC}) \\ & \text{SCLK}$ low to \overline{CS} high (SCLK = 10\% of V_{CC} to \overline{CS} = 90\% of V_{CC}) \\ & \text{SCLK}$ low to \overline{CS} high (SCLK = 10\% of V_{CC} to D_{OUT} = 11Z$) \\ & \text{CS}$ high to CS ow $(CS = 90\% of V_{CC} to $CS = 90\% of V_{CC}) \\ & \text{Scliph to CS low $(CS = 90\% of V_{CC} to $CS = 90\% of V_{CC}) \\ & \text{Scliph to CS low $(CS = 90\% of V_{CC} to $CS = 90\% of V_{CC}) \\ & \text{Scliph to CS low $(CS = 90\% of V_{CC} to $CS = 90\% of V_{CC}) \\ & \text{Scliph to CS low $(CS = 90\% of V_{CC} to $CS = 90\% of V_{CC}) \\ & \text{Scliph to CS low $(CS = 90\% of V_{CC} to $CS = 90\% of V_{CC}) \\ & \text{Scliph to CS low $(CS = 90\% of V_{CC} to $CS = 90\% of V_{CC}) \\ & \text{Scliph to CS low $(CS = 90\% of V_{CC} to $CS = 90\% of V_{CC}) \\ & \text{Scliph to CS low $(CS = 90\% of V_{CC} to $CS = 90\% of V_{CC}) \\ & Scliph to CS low $(CS $	tsclk tsclkh tsclkl tsclkr tsclkr tlead taccess tsetup thold_in thold_out tvalid tlag tdsable tcsn	320 120 120 60 10 0 60 1000	 15 15 	40 28 	ns ns ns ns ns ns ns ns ns ns ns ns ns n	(9) (9) (9) (9) (9) (9) (9) (9) (9) (9)

1. Parameters tested 100% at final test.

2. Parameters tested 100% at wafer probe.

3. Verified by characterization.

4. * Indicates critical characteristic.

5. Verified by qualification testing.

6. Parameters verified by pass/fail testing in production.

7. Functionality guaranteed by modeling, simulation and/or design verification. Circuit integrity assured through IDDQ and scan testing. Timing is determined by internal system clock frequency.

8. N/A.

9. Verified by simulation.

10. N/A.

11. Measured at V_{CC} pin; V_{SYNC} guaranteed across full V_{IDLE} range. 12. Self-Test repeats on failure up to a ST_RPT_{MAX} times before transmitting Sensor Error Message.

13. N/A.

14. Thermal resistance between the die junction and the exposed pad; cold plate is attached to the exposed pad.

15. Filter cutoff frequencies are directly dependent upon the internal oscillator frequency.





Figure 6. Powerup Timing





Figure 7. Serial Interface Timing

NP

3 Functional Description

3.1 User Accessible Data Array

A user accessible data array allows for each device to be customized. The array consists of an OTP factory programmable block, an OTP user programmable block, and read only registers for device status. The OTP blocks incorporate independent error detection circuitry for fault detection (reference Section 3.2). Portions of the factory programmable array are reserved for factory-programmed trim values. The user accessible data is shown in Table 2.

Byte Addr		Nibble		Bit Fu	nction		Nibble		Bit Fu	nction		
(XLong Msg)	Register	(Long Msg)	7	6	5	4	(Long Msg)	3	2	1	0	Туре
\$00	SN0	\$01	SN[7]	SN[6]	SN[5]	SN[4]	\$00	SN[3]	SN[2]	SN[1]	SN[0]	
\$01	SN1	\$03	SN[15]	SN[14]	SN[13]	SN[12]	\$02	SN[11]	SN[10]	SN[9]	SN[8]	
\$02	SN2	\$05	SN[23]	SN[22]	SN[21]	SN[20]	\$04	SN[19]	SN[18]	SN[17]	SN[16]	F, R
\$03	SN3	\$07	SN[31]	SN[30]	SN[29]	SN[28]	\$06	SN[27]	SN[26]	SN[25]	SN[24]	
\$04	DEVCFG1	\$09	0	0	1	0	\$08	1	RNG[2]	RNG[1]	RNG[0]	
\$05	DEVCFG2	\$0B	LOCK_U	PCM	SYNC_PD	LATENCY	\$0A	DATASIZE	BLANKTIME	P_CRC	BAUD	
\$06	DEVCFG3	\$0D	TRANS_MD[1]	TRANS_MD[0]	LPF[1]	LPF[0]	\$0C	TIMESLOTB[9]	TIMESLOTB[8]	TIMESLOTA[9]	TIMESLOTA[8]	
\$07	DEVCFG4	\$0F	TIMESLOTA[7]	TIMESLOTA[6]	TIMESLOTA[5]	TIMESLOTA[4]	\$0E	TIMESLOTA[3]	TIMESLOTA[2]	TIMESLOTA[1]	TIMESLOTA[0]	
\$08	DEVCFG5	\$11	TIMESLOTB[7]	TIMESLOTB[6]	TIMESLOTB[5]	TIMESLOTB[4]	\$10	TIMESLOTB[3]	TIMESLOTB[2]	TIMESLOTB[1]	TIMESLOTB[0]	U, R
\$09	DEVCFG6	\$13	INIT2_EXT	ASYNC	U_DIR[1]	U_DIR[0]	\$12	U_REV[3]	U_REV[2]	U_REV[1]	U_REV[0]	
\$0A	DEVCFG7	\$15	MONTH[3]	MONTH[2]	MONTH[1]	MONTH[0]	\$14	YEAR[3]	YEAR[2]	YEAR[1]	YEAR[0]	
\$0B	DEVCFG8	\$17	UD[2]	UD[1]	UD[0]	DAY[4]	\$16	DAY[3]	DAY[2]	DAY[1]	DAY[0]	
\$0C	SC	\$19	0	TM_B	RESERVED	IDEN_B	\$18	OC_INIT_B	IDEF_B	OFF_B	0	R
\$0D	MFG_ID	\$1B	MFG_ID[7]	MFG_ID[6]	MFG_ID[5]	MFG_ID[4]	\$1A	MFG_ID[3]	MFG_ID[2]	MFG_ID[1]	MFG_ID[0]	U, R

Table 2. User Accessible Data

Type codes

F: Freescale programmed OTP location

U: User programmable OTP location via PSI5

R: Readable register via PSI5

3.1.1 Device Serial Number Registers

A unique serial number is programmed into the serial number registers of each device during manufacturing. The serial number is composed of the following information:

Bit Range	Content
SN[12:0]	Serial Number
SN[31:13]	Lot Number

Serial numbers begin at 1 for all produced devices in each lot and are sequentially assigned. Lot numbers begin at 1 and are sequentially assigned. No lot will contain more devices than can be uniquely identified by the 13-bit serial number. Depending on lot size and quantities, all possible lot numbers and serial numbers may not be assigned.

The serial number registers are included in the factory programmed OTP CRC verification. Reference Section 3.2.1 for details regarding the CRC verification. Beyond this, the contents of the serial number registers have no impact on device operation or performance, and are only used for traceability purposes.



3.1.2 Factory Configuration Register (DEVCFG1)

The factory configuration register is a factory programmed, read only register which contains user specific device configuration information. The factory configuration register is included in the factory programmed OTP CRC verification.

Loca	ation	Bit							
Address	Register	7	6	5	4	3	2	1	0
\$04	DEVCFG1	0	0	1	0	1	RNG[2]	RNG[1]	RNG[0]
Factory	Default	0	0	1	0	0	0	0	0

3.1.2.1 Range Indication Bits (RNG[2:0])

The range indication bits are factory programmed and indicate the full-scale range of the device as shown below.

RNG[2]	RNG[1]	RNG[0]	Full-Scale Acceleration Range	g-Cell Design	PSI5 Init Data Transmission (D9) Reference Table 12
0	0	0	Reserved	N/A	0001
0	0	1	±60g	Medium-g	0111
0	1	0	Reserved	N/A	0010
0	1	1	±120g	Medium-g	1000
1	0	0	Reserved	N/A	0011
1	0	1	±240g	High-g	1001
1	1	0	Reserved	N/A	0100
1	1	1	±480g	High-g	1010

3.1.3 Device Configuration 2 Register (DEVCFG2)

Device configuration register 2 is a user programmable OTP register that contains device configuration information.

Loc	ation	Bit							
Address	Register	7	6	5	4	3	2	1	0
\$05	DEVCFG2	LOCK_U	PCM	SYNC_PD	LATENCY	DATASIZE	BLANKTIME	P_CRC	BAUD
Factory	Default	0	0	0	0	0	0	0	0

3.1.3.1 User Configuration Lock Bit (LOCK_U)

The LOCK_U bit allows the user to prevent writes to the user configuration array once programming is completed.

If the LOCK_U bit is written to '1' when a PSI5 "Execute Programming of NVM" command is executed, the LOCK_U OTP bit will be programmed. Upon completion of the OTP programming, an OTP readout will be executed, locking the array from future OTP writes. The User Programmable OTP Array Error Detection is also activated (Reference Section 3.2.2).

3.1.3.2 PCM Enable Bit (PCM)

The PCM bit enables the PCM output pin. When the PCM bit is set, the PCM output pin is active and outputs a Pulse Code Modulated signal proportional to the acceleration response. Reference Section 3.5.3.7 for more information regarding the PCM output. When the PCM bit is cleared, the PCM output pin is actively pulled low.

PCM	PCM Output
0	Actively Pulled Low
1	PCM Signal Enabled



3.1.3.3 Sync Pulse Pulldown Enable Bit (SYNC_PD)

The sync pulse pulldown enable bit selects if the sync pulse pulldown is enabled once a sync pulse is detected. Reference Section 4.2.1.2 for more information regarding the sync pulse pulldown.

SYNC_PD	Sync Pulse Pulldown
0	Disabled
1	Enabled

If Daisy Chain Mode is enabled, the Sync Pulse Pulldown is enabled as listed below:

SYNC_PD	Daisy Chain Address Programmed	"Run Mode" Command Received	Daisy Chain Address = '001'	Sync Pulse Pulldown
0	Х	Х	Х	Disabled
1	No	х	Х	Enabled
1	Yes	No	Х	Disabled
1	Yes	Yes	No	Disabled
1	Yes	Yes	Yes	Enabled

3.1.3.4 Latency Selection Bit (LATENCY)

The latency selection bit selects between one of two data latency methods to accommodate synchronized sampling or simultaneous sampling. Reference Section 4.5 for more information regarding latency and data synchronization.

Latency	Data Latency
0	Simultaneous Sampling Mode (Latency relative to Sync Pulse)
1	Synchronous Sampling Mode (Latency relative to Time Slot)

3.1.3.5 Data Size Selection Bit (DATASIZE)

The data size selection bit selects one of two data lengths for the PSI5 response message as shown below.

DATASIZE	Data Length
0	10 Bits
1	8 Bits

3.1.3.6 PSI5 Sync Pulse Blanking Time Selection Bit (BLANKTIME)

The PSI5 sync pulse blanking time selection bit selects the timing for ignoring sync pulses after successful reception of a sync pulse. Reference Section 4.2.1.1 for details regarding sync pulse detection and blanking.

BLANKTIME	Blanking Time Method
0	Maximum of t _{SYNC_OFF_500} or Response Transmission Complete
1	Blanking Time determined by end of response transmission for programmed time slot

3.1.3.7 PSI5 Response Message Error Detection Selection Bit (P_CRC)

The PSI5 response message error detection selection bit selects either even parity, or a 3-Bit CRC for error detection of the PSI5 response message. Reference Section 4.3.3 for details regarding response message error detection.

P_CRC	Parity or CRC
0	Parity
1	CRC

Note: The PSI5 specification recommends parity for data lengths of 10 bits or less.



3.1.3.8 Baud Rate Selection Bit (BAUD)

The baud rate selection bit selects one of two PSI5 baud rates as shown below. Reference Section 2.6 for baud rate timing specifications.

BAUD	Baud Rate
0	Low Baud Rate (125 kBaud)
1	High Baud Rate (190.5 kBaud)

3.1.4 Device Configuration Registers (DEVCFG3, DEVCFG4, DEVCFG5)

Device configuration registers 3, 4, and 5 are user programmable OTP registers which contain device configuration information.

Loo	cation		Bit							
Address	Register	7	6	5	4	3	2	1	0	
\$06	DEVCFG3	TRANS_MD[1]	TRANS_MD[0]	LPF[1]	LPF[0]	TIMESLOTB[9]	TIMESLOTB[8]	TIMESLOTA[9]	TIMESLOTA[8]	
\$07	DEVCFG4	TIMESLOTA[7]	TIMESLOTA[6]	TIMESLOTA[5]	TIMESLOTA[4]	TIMESLOTA[3]	TIMESLOTA[2]	TIMESLOTA[1]	TIMESLOTA[0]	
\$08	DEVCFG5	TIMESLOTB[7]	TIMESLOTB[6]	TIMESLOTB[5]	TIMESLOTB[4]	TIMESLOTB[3]	TIMESLOTB[2]	TIMESLOTB[1]	TIMESLOTB[0]	
Factor	ry Default	0	0	0	0	0	0	0	0	

3.1.4.1 PSI5 Transmission Mode Selection Bits (TRANS_MD[1:0])

The PSI5 transmission mode selection bits select the PSI5 transmission mode as shown below.

TRANS_MD[1]	TRANS_MD[0]	Operating Mode	Reference
0	0	Normal Mode (Asynchronous or Parallel, Synchronous)	Section 4.5.1
0	1	Synchronous Double Sample Rate Mode	Section 4.5.2
1	0	16-bit Resolution Mode (Two 10-bit Responses)	Section 4.5.3
1	1	Daisy Chain Mode	Section 4.5.4

3.1.4.2 Low-Pass Filter Selection Bit (LPF[1:0])

The low-pass filter selection bits select the low-pass filter for the acceleration signal as described below:

LPF[1]	LPF[0]	Low-Pass Filter Selected
0	0	400 Hz, 3-Pole
0	1	400 Hz, 4-Pole
1	0	Reserved
1	1	Reserved

3.1.4.3 TimeSlot Selection Bits (TIMESLOTx[9:0])

The timeslot selection bits select the time slot(s) to be used for data transmission. Reference Section 4.5 for details regarding PSI5 transmission modes and time slots. Accepted time slot values are $0.5 \ \mu s$ to $511.5 \ \mu s$ in $0.5 \ \mu s$ increments. Care must be taken to prevent from programming time slots which violate the PSI5 Version 1.3 specification, or time slots which will cause data contention.

TIMESLOTx[9:0]	ASYNC Bit	Time Slot	Reference
	0	Default Time Slot ($t_{TIMESLOT_DFLT}$) from start of Sync Pulse (t_{TRIG})	Section 4.5
	1	Asynchronous Mode	Section 4.5.1.1
Non-Zero	N/A	TimeSlot Definition from start of Sync Pulse (t_{TRIG}) in 0.5µs Increments	Section 4.5

Note: TIMESLOTB is only used for Synchronous Double Sample Rate Mode and 16-Bit Resolution Mode.



3.1.5 Device Configuration Registers 6, 7, and 8 (DEVCFG6, DEVCFG7, DEVCFG8)

Device configuration registers 6, 7 and 8 are user programmable OTP registers which contain device configuration and user specific manufacturing information. The user specific manufacturing information bits have no impact on the performance, but are transmitted during the PSI5 initialization phase 2 in 10-bit mode.

Location					E	Bit			
Address	Register	7	6	5	4	3	2	1	0
\$09	DEVCFG6	INIT2_EXT	ASYNC	U_DIR[1]	U_DIR[0]	U_REV[3]	U_REV[2]	U_REV[1]	U_REV[0]
\$0A	DEVCFG7	MONTH[3]	MONTH[2]	MONTH[1]	MONTH[0]	YEAR[3]	YEAR[2]	YEAR[1]	YEAR[0]
\$0B	DEVCFG8	UD[2]	UD[1]	UD[0]	DAY[4]	DAY[3]	DAY[2]	DAY[1]	DAY[0]
Factory Default		0	0	0	0	0	0	0	0

3.1.5.1 Initialization Phase 2 Data Extension Bit (INIT2_EXT)

The initialization phase 2 data extension bit enables or disables data transmission in data fields D27 through D32 of PSI5 Initialization Phase 2 as shown below.

INIT2_EXT	Description					
0	D27 through D32 are set to "0000"					
1	D27 through D32 are transmitted as defined in Section 4.4.2.1					

3.1.5.2 Asynchronous Mode Bit (ASYNC)

The asynchronous mode bit enables asynchronous data transmission as described in Section 3.1.4.3.

3.1.5.3 User Sensing Direction (U_DIR[1:0])

The user sensing direction registers are user programmable OTP registers which contain the module level sensing direction. This data is transmitted to the main ECU during PSI5 initialization phase 2 in 10-bit mode, as described in Section 4.4.2.1.

U_DIR[1]	U_DIR[0]	Module Sensing Direction PSI5 Init Data Transm As Defined in AKLV27 Reference Table	
0	0	Connector Direction (β)	0000
0	1	Bushing Direction (α)	0100
1	0	Perpendicular to α and $\beta\left(\gamma\right)$	1000
1	1	Not used	1100

3.1.5.4 User Product Revision (U_REV[3:0])

The user product revision registers are user programmable OTP registers which contain the module production revision. The device supports up to 16 product revisions. This data is transmitted to the main ECU during PSI5 initialization phase 2 in 10-bit mode, as described in Section 4.4.2.1.



3.1.5.5 User Production Date Information (YEAR[3:0], MONTH[3:0], DAY[4:0)

The user production date information registers are user programmable OTP registers which contain the module production date. The table below shows the relationship between the stored values and the production date.

Programmed Value	Decoded Value	Julian Date Value
YEAR[3:0]	Year	JY[6:0]
0000	2009	0001001
•	•	•
•	•	
1111	2024	0011000
MONTH[3:0]	Month	JM[3:0]
0000	N/A	0000
0001	January	0001
•	•	•
•	•	•
1100	December	1100
•	•	•
•	•	•
1111	N/A	N/A
DAY[4:0]	Day	JD[4:0]
00000	N/A	00000
00001	Day 1	00001
•	•	•
•	•	•
11111	Day 31	11111

The Julian date value is transmitted to the main ECU during PSI5 initialization phase 2 in 10-bit mode, as described in Section 4.4.2.1.

3.1.5.6 User Specific Data (UD[2:0])

The user specific data bits are user programmable OTP bits. These bits have no impact on device operation or performance.



3.1.6 Status Check Register (SC)

The status check register is a read-only register containing device status information.

Location					E	Bit			
Address	Register	7	6	5	4	3	2	1	0
\$0C	SC	0	TM_B	RESERVED	IDEN_B	OC_INIT_B	IDEF_B	OFF_B	0

3.1.6.1 Test Mode Flag (TM_B)

The test mode bit is cleared if the device is in test mode.

ТМ_В	Operating Mode
0	Test Mode is active
1	Test Mode is not active

3.1.6.2 Internal Data Error Flag (IDEN_B)

The internal data error bit is cleared if a register data error detection is detected in the user accessible OTP array. A device reset is required to clear the error.

IDEN_B	Error Condition
0	Error detection mismatch in user programmable OTP array
1	No error detected

3.1.6.3 Offset Cancellation Init Status Flag (OC_INIT_B)

The offset cancellation initialization status bit is set once the offset cancellation initialization process is complete, and the filter has switched to normal mode.

OC_INIT_B	Error Condition				
0	Offset Cancellation in initialization				
1	Offset Cancellation initialization complete (t_{OC1} and t_{OC2} expired)				

3.1.6.4 Internal Factory Data Error Flag (IDEF_B)

The internal factory data error bit is cleared if a register data CRC fault is detected in the factory programmable OTP array. A device reset is required to clear the error.

IDEF_B	Error Condition
0	CRC error in factory programmable OTP array
1	No error detected

3.1.6.5 Offset Error Flag (OFF_B)

The offset error flag is cleared if the acceleration signal reaches the offset limit.

OFF_B	Error Condition
0	Offset error detected
1	No error detected



3.1.7 Manufacturer ID (MFG_ID)

The manufacturer ID register is a user programmable OTP register that contains the PSI5 manufacturer ID. The manufacturer ID register has no impact on the performance, but is transmitted during the PSI5 initialization phase 2 in 10-bit mode.

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
\$0D	MFG_ID	MFG_ID[7]	MFG_ID[6]	MFG_ID[5]	MFG_ID[5]	MFG_ID[3]	MFG_ID[2]	MFG_ID[1]	MFG_ID[0]
Factory Default		0	0	0	0	0	0	0	0

MFG_ID	PSI5 Init Data Transmission (D\$, D5) Reference Table 10
0000 0000	D4 = 0100 D5 = 0110
Other	D4 = MFG_ID[7:4] D5 = MFG_ID[3:0]

3.2 OTP Array CRC Verification

3.2.1 Factory Programmed OTP Array CRC Verification

The Factory programmed OTP array is verified for errors with a 3-bit CRC. The CRC verification is enabled only when the factory programmed array is locked. The CRC verification uses a generator polynomial of $g(x) = X^3 + X + 1$, with a seed value = '111'.

Once the CRC verification is enabled, the CRC is continuously calculated on all bits in registers \$00, \$01, \$02, \$03, and \$04 and on the factory programmable device configuration bits with the exception of the factory lock bit. Bits are fed in from right to left (LSB first), and top to bottom (lower addresses first) in the register map. The calculated CRC is then compared against the stored 3 bit CRC. If a CRC error is detected in the OTP array, the IDEF_B bit is cleared in the SC register.

The CRC verification is completed on the memory registers which hold a copy of the fuse array values, not the fuse array values.

3.2.2 User Programmable OTP Array Error Detection

The user programmable OTP array is independently verified for errors. The Error Detection is enabled only when the LOCK_U bit in the user data register array is set.

When a PSI5 Programming Mode "Execute Programming of NVM" command is received and the LOCK_U bit is set, the device calculates the error detection code and writes the code to NVM, enabling the Error Detection.

Once the error detection is enabled, the error detection code is continuously calculated on all bits in registers \$05, \$06, \$07, \$08, \$09, \$0A, \$0B and \$0D with the exception of the LOCK_U bit. The calculated code is then compared against the stored error code. If a mismatch is detected, the IDEN_B bit is cleared in the SC register.

The error detection is completed on the memory registers which hold a copy of the fuse array values, not the fuse array values.



3.3 Voltage Regulators

The device derives its internal supply voltage from the V_{CC} and V_{SS} pins. Separate internal voltage regulators are used for the analog (V_{REGA}) and digital circuitry (V_{REG}). The analog and digital regulators are supplied by a buffer regulator (V_{BUF}) to provide immunity from EMC and supply dropouts on V_{CC}. External filter capacitors are required, as shown in Figure 1.

The voltage regulator module includes voltage monitoring circuitry which holds the device in reset following power-on until the internal voltages have increased above the under-voltage detection thresholds. The voltage monitor asserts internal reset when the external supply or internally regulated voltages fall below the under-voltage detection thresholds. A reference generator provides a reference voltage for the $\Sigma\Delta$ converter.



Figure 8. Voltage Regulation and Monitoring



3.3.1 V_{BUF}, V_{REG}, and V_{REGA} Regulator Capacitor

The internal regulators require an external capacitor between each of the regulator pins (V_{BUF} , V_{REG} , or V_{REGA}) and the associated the V_{SS} / V_{SSA} pin for stability. Figure 1 shows the recommended types and values for each of these capacitors.

3.3.2 V_{CC} , V_{BUF} , V_{REG} , and V_{REGA} Under-Voltage Monitor

A circuit is incorporated to monitor the supply voltage (V_{CC}) and all internally regulated voltages (V_{BUF} , V_{REG} , and V_{REGA}). If any of internal regulator voltages fall below the specified under-voltage thresholds in Section 2, the device will be reset. If V_{CC} falls below the specified threshold, PSI5 transmissions are terminated for the present response. Once the supply returns above the threshold, the device will respond to the next detected sync pulse. Reference Figure 9.



Figure 9. V_{CC} Micro-Cut Response



3.3.3 V_{BUF}, V_{REG}, and V_{REGA} Capacitance Monitor

A monitor circuit is incorporated to ensure predictable operation if the connection to the external V_{BUF}, V_{REG}, or V_{REGA}, capacitor becomes open.

In asynchronous mode, the V_{BUF} regulator is disabled $t_{CAPTEST_ADLY}$ seconds after each data transmission for a duration of $t_{CAPTEST_TIME}$ seconds. If the external capacitor is not present, the regulator voltage will fall below the internal reset threshold, forcing a device reset.

In synchronous mode, the V_{BUF} regulator is disabled $t_{CAPTEST_SDLY}$ seconds after each sync pulse for a duration of $t_{CAPTEST_TIME}$ seconds. If the external capacitor is not present, the regulator voltage will fall below the internal reset threshold, forcing a device reset.

The V_{REG} and V_{REGA} regulators are disabled at a continuous rate (t_{CAPTEST_RATE), for a duration of t_{CAPTEST_TIME} seconds. If either external capacitor is not present, the associated regulator voltage will fall below the internal reset threshold, forcing a device reset.



Figure 10. V_{BUF} Capacitor Monitor - Asynchronous Mode



Figure 11. V_{BUF} Capacitor Monitor - Synchronous Mode









Figure 13. V_{REGA} Capacitor Monitor

3.4 Internal Oscillator

A factory trimmed oscillator is included as specified in Section 2.