# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Document Number: MMA52xxAKW Rev. 0, 09/2012

#### **VRoHS**



## Xtrinsic MMA52xxAKW PSI5 Inertial Sensor

The MMA52xxAKW family, a SafeAssure solution, includes the PSI5 Version 1.3 asynchronous mode compatible overdamped X-axis satellite accelerometers.

#### Features

- ±60g to ±480g Full-Scale Range
- 400 Hz, 3-Pole Low-Pass Filter
- Single Pole, High-Pass Filter with Fast Startup and Output Rate Limiting
- PSI5 Version 1.3 Asynchronous Mode Compatible
  - PSI5-A10P-228/1L Compatible
  - Baud Rate: 125 kBaud
  - 10-bit Data
  - Even Parity Error Detection
- + 16  $\mu$ s Internal Sample Rate, with Interpolation to 1  $\mu$ s
- · Pb-Free 16-Pin QFN, 6 by 6 Package
- Qualified AECQ100, Revision G, Grade 1 (-40°C to +125°C) (<u>http://www.aecouncil.com/</u>)

#### **Typical Applications**

· Airbag Front and Side Crash Detection

	ORDERING INFORMATION										
Device	Axis	Range	Package	Shipping							
MMA5206AKW	Х	60g	2086-01	Tubes							
MMA5212AKW	Х	120g	2086-01	Tubes							
MMA5224AKW	Х	240g	2086-01	Tubes							
MMA5248AKW	Х	480g	2086-01	Tubes							
MMA5206AKWR2	Х	60g	2086-01	Tape & Reel							
MMA5212AKWR2	Х	120g	2086-01	Tape & Reel							
MMA5224AKWR2	Х	240g	2086-01	Tape & Reel							
MMA5248AKWR2	Х	480g	2086-01	Tape & Reel							

## MMA52xxAKW











## **Application Diagram**



#### Figure 1. Application Diagram

	External Component Recommendations										
Ref Des	Туре	Description	Purpose								
C1	Ceramic	2.2 nF, 10%, 50V minimum, X7R	V <sub>CC</sub> Power Supply Decoupling and Signal Damping								
C3 Ceramic		470 pF, 10%, 50V minimum, X7R	I <sub>DATA</sub> Filtering and Signal Damping								
C2	Ceramic	15 nF, 10%, 50V minimum, X7R	V <sub>CC</sub> Power Supply Decoupling								
C4, C5, C6	Ceramic	1 μF, 10%, 10V minimum, X7R	Voltage Regulator Output Capacitor(s)								
R1	General Purpose	82Ω, 5%, 200 PPM	$V_{CC}$ Filtering and Signal Damping								
R2	General Purpose	27Ω, 5%, 200 PPM	I <sub>DATA</sub> Filtering and Signal Damping								

## **Device Orientation**



EARTH GROUND

Figure 2. Device Orientation Diagram



## **Internal Block Diagram**



Figure 3. Block Diagram



## 1 Pin Connections



Figure 4. Top View, 16-Pin QFN Package

#### Table 1. Pin Description

Pin	Pin Name	Formal Name	Definition
1	V <sub>CC</sub>	Supply	This pin is connected to the PSI5 power and data line through a resistor and supplies power to the device. An external capacitor must be connected between this pin and $V_{SS}$ . Reference Figure 1.
2	V <sub>SS</sub>	Digital GND	This pin is the power supply return node for the digital circuitry.
3	I <sub>DATA</sub>	Response Current	This pin is connected to the PSI5 power and data line through a resistor and modulates the response current for PSI5 com- munication. Reference Figure 1.
4	V <sub>SS</sub>	Digital GND	This pin is the power supply return node for the digital circuitry.
5	NC	Not Connected	This pin must be left unconnected in the application.
6	SCLK	SPI Clock	This input pin provides the serial clock to the SPI port for test purposes. An internal pulldown device is connected to this pin. This pin must be grounded or left unconnected in the application.
7	D <sub>OUT</sub>	SPI Data Out	This pin functions as the serial data output from the SPI port for test purposes. This pin must be left unconnected in the appli- cation.
8	D <sub>IN</sub>	SPI Data In	This pin functions as the serial data input to the SPI port for test purposes. An internal pulldown device is connected to this pin. This pin must be grounded or left unconnected in the application.
9	V <sub>REG</sub>	Digital Supply	This pin is connected to the power supply for the internal digital circuitry. An external capacitor must be connected between this pin and $V_{SS}$ . Reference Figure 1.
10	CS	Chip Select	This input pin provides the chip select to the SPI port for test purposes. An internal pullup device is connected to this pin. This pin must be left unconnected in the application.
11	V <sub>REGA</sub>	Analog Supply	This pin is connected to the power supply for the internal analog circuitry. An external capacitor must be connected between this pin and $V_{SSA}$ . Reference Figure 1.
12	VSSA	Analog GND	This pin is the power supply return node for the analog circuitry.
13	V <sub>BUF</sub>	Power Supply	This pin is connected to a buffer regulator for the internal circuitry. The buffer regulator supplies both the analog ( $V_{REGA}$ ) and digital ( $V_{REG}$ ) supplies to provide immunity from EMC and supply dropouts on $V_{CC}$ . An external capacitor must be connected between this pin and $V_{SS}$ . Reference Figure 1.
14	TEST	Test Pin	This pin is must be grounded or left unconnected in the application.
15	NC	Not Connected	This pin must be left unconnected in the application.
16	VSSA	Analog GND	This pin is the power supply return node for the analog circuitry.
17	PAD	Die Attach Pad	This pin is the die attach flag, and is internally connected to VSS.
	Corner Pads	Corner Pads	The corner pads are internally connected to V <sub>SS</sub> .

#### MMA52xxAKW



## 2 Electrical Characteristics

## 2.1 Maximum Ratings

Maximum ratings are the extreme limits to which the device can be exposed without permanently damaging it.

#	Rating	Symbol	Value	Unit	
1 2 3	Supply Voltage ( $V_{CC}$ , $I_{DATA}$ ) Reverse Current $\leq$ 160 mA, t $\leq$ 80 ms Continuous Transient (< 10 $\mu$ s)	V <sub>CC_REV</sub> V <sub>CC_MAX</sub> V <sub>CC_TRANS</sub>	-0.7 +20.0 +25.0	V V V	(3) (3) (9)
4	V <sub>BUF,</sub> Test		-0.3 to +4.2	V	(3)
5	V <sub>REG</sub> , V <sub>REGA,</sub> SCLK, CS, D <sub>IN</sub> , D <sub>OUT</sub>		-0.3 to +3.0	V	(3)
6	Powered Shock (six sides, 0.5 ms duration)	9 <sub>pms</sub>	±2000	g	(3)
7	Unpowered Shock (six sides, 0.5 ms duration)	9 <sub>shock</sub>	±2500	g	(3)
8	Drop Shock (to concrete, tile or steel surface, 10 drops, any orientation)	h <sub>DROP</sub>	1.2	m	(5)
9 10 11 12	Electrostatic Discharge (per AECQ100) External Pins (V <sub>CC</sub> , I <sub>DATA</sub> , V <sub>SS</sub> , V <sub>SSA</sub> ), HBM (100 pF, 1.5 k $\Omega$ ) HBM (100 pF, 1.5 k $\Omega$ ) CDM (R = 0 $\Omega$ ) MM (200 pF, 0 $\Omega$ )	V <sub>ESD</sub> V <sub>ESD</sub> V <sub>ESD</sub> V <sub>ESD</sub>	±4000 ±2000 ±1500 ±200	V V V V	(5) (5) (5) (5)
13 14	Temperature Range Storage Junction	T <sub>stg</sub> T <sub>J</sub>	-40 to +125 -40 to +150	°℃ ℃	(3) (9)
15	Thermal Resistance	$\theta_{\text{JC}}$	2.5	°C/W	(9, 14)

## 2.2 Operating Range

 $V_L \le (V_{CC} - V_{SS}) \le V_H$ ,  $T_L \le T_A \le T_H$ ,  $\Delta T \le 25$  K/min, unless otherwise specified.

#	Characteristic	Symbol	Min	Тур	Мах	Units	
16 17	Supply Voltage	V <sub>CC</sub> V <sub>CC_UV</sub>	V <sub>L</sub> 4.2 V <sub>VCC_UV_F</sub>		V <sub>H</sub> 17.0 V <sub>L</sub>	v v	(1 (9
18 19	Operating Temperature Range	T <sub>A</sub> T <sub>A</sub>	T <sub>L</sub> -40 -40		T <sub>H</sub> +105 +125	°℃ ℃	(1 (3



# 

#	Characteristic	Symbol	Min	Тур	Max	Units	
20	Quiescent Supply Current *	I <sub>IDLE</sub>	4.0	—	8.0	mA	(1)
21	Modulation Supply Current *	I <sub>MOD</sub>	I <sub>IDLE</sub> + 22.0	I <sub>IDLE</sub> + 26.0	I <sub>IDLE</sub> + 30.0	mA	(1)
22	Inrush Current (Power On until $V_{BUF}$ , $V_{REG}$ , $V_{REGA}$ Stable)	I <sub>INRUSH</sub>	—	—	30	mA	(3)
23 24 25	Internally Regulated Voltages * V <sub>BUF</sub> * V <sub>REG</sub> * V <sub>REGA</sub> *	V <sub>BUF</sub> V <sub>REG</sub> V <sub>REGA</sub>	3.60 2.425 2.425	3.80 2.50 2.50	4.00 2.575 2.575	V V V	(1) (1) (1)
26 27 28 29 30 31 32 33	Low Voltage Detection Threshold V <sub>CC</sub> Falling V <sub>BUF</sub> Falling V <sub>REG</sub> Falling V <sub>AEGA</sub> Falling Hysteresis V <sub>CC</sub> V <sub>BUF</sub> V <sub>REG</sub> V <sub>REG</sub>	Vvcc_uv_f Vbuf_uv_f Vreg_uv_f Vrega_uv_f Vcc_hyst Vbuf_hyst Vreg_hyst Vrega_hyst	3.40 2.95 2.15 2.15 0.10 0.05 0.05 0.05	3.70 3.15 2.25 2.25 0.25 0.10 0.10 0.10 0.10	4.0 3.35 2.35 2.35 0.40 0.15 0.15 0.15		(3, 6) (3, 6) (3, 6) (3, 6) (3) (3) (3) (3)
34 35	External Capacitor (V <sub>BUF</sub> , V <sub>REG</sub> , V <sub>REGA</sub> ) Capacitance ESR (including interconnect resistance)	ESR	500 0	1000 —	1500 200	nF mΩ	(9) (9)
36	Output High Voltage (DO) I <sub>Load</sub> = 100 μA	V <sub>OH</sub>	V <sub>REG</sub> - 0.1	_	_	v	(9)
37	Output Low Voltage (DO) I <sub>Load</sub> = 100 µA	V <sub>OL</sub>	_	_	0.1	v	(9)
38	Inp <u>ut H</u> igh Voltage CS, SCLK, DI	V <sub>IH</sub>	0.7 * V <sub>REG</sub>	_	_	v	(9)
39	Inp <u>ut L</u> ow Voltage CS, SCLK, DI	V <sub>IL</sub>	_	_	0.3 * V <sub>REG</sub>	v	(9)
40 41	Input Current High (at V <sub>IH</sub> ) <u>(DI)</u> Low (at V <sub>IL</sub> ) (CS)	l <sub>IH</sub> I <sub>IL</sub>	-100 10		-10 100	μΑ μΑ	(9) (9)
42	Pulldown Resistance (SCLK)	R <sub>PD</sub>	20	æ	100	kΩ	(9)



# 

#	Characteristic	Symbol	Min	Тур	Мах	Units	
43 44 45 46	Sensitivity (10-bit output @ 100 Hz, referenced to 0 Hz) ±60g Range * ±120g Range * ±240g Range * ±480g Range * Total Sensitivity Error (including non-linearity)	SENS SENS SENS SENS	 	8 4 2 1	 	LSB/g LSB/g LSB/g LSB/g	(1) (1) (1) (1)
47 48 49 50 51 52	$ \begin{array}{l} T_A = 2S^\circ C, \leq \pm 240g & * \\ T_L \leq T_A \leq T_H, \leq \pm 240g & \\ T_L \leq T_A \leq T_H, \leq \pm 240g, \ V_{VCC\_UV\_F} \leq V_{CC} \leq V_L \\ T_A = 2S^\circ C, > \pm 240g & \\ T_L \leq T_A \leq T_H, > \pm 240g & \\ T_L \leq T_A \leq T_H, > \pm 240g, \ V_{VCC\_UV\_F} \leq V_{CC} \leq V_L \\ \end{array} $	ΔSENS_240 ΔSENS_240 ΔSENS_240 ΔSENS_480 ΔSENS_480 ΔSENS_480 ΔSENS_480	-5 -7 -7 -5 -7 -7	  	+5 +7 +7 +5 +7 +7	% % % %	(1) (1) (9) (1) (1) (9)
53 54	$ \begin{array}{l} \text{Digital Offset Before Offset Cancellation} \\ 10\text{-bit} \\ 10\text{-bit}, \ T_L \leq T_A \leq T_H, \ V_{VCC\_UV\_F} \leq V_{CC} \leq V_L \end{array}  \right. \\ \end{array} $	OFF <sub>10Bit</sub> OFF <sub>10Bit</sub>	-52 -52	0 0	+52 +52	LSB LSB	(1) (9)
55 56	Digital Offset After Offset Cancellation 10-bit, 0.3 Hz HPF or 0.1 Hz HPF * 10-bit, 0.04 Hz HPF *	OFF <sub>10Bit</sub> OFF <sub>10Bit</sub>	-1 -2	0 0	+1 +2	LSB LSB	(1) (9)
57	Continuous Offset Monitor Limit 10-bit output, before compensation	OFF <sub>MON</sub>	-66	_	+66	LSB	(3)
58	Range of Output (10-bit Mode) Acceleration	RANGE	-480	_	+480	LSB	(3)
59 60	Cross-Axis Sensitivity Z-axis to X-axis * Y-axis to X-axis *	V <sub>ZX</sub> V <sub>YX</sub>	-5 -5		+5 +5	%	(3) (3)
61	System Output Noise Peak (10-bit Mode, 1 Hz - 1 kHz, All Ranges) *	n <sub>Peak</sub>	-4	—	+4	LSB	(3)
62	System Output Noise RMS (10-bit mode, 1 Hz - 1 kHz, All Ranges) *	n <sub>RMS</sub>	—	—	+1.0	LSB	(3)
63 64	Non-linearity 10-bit output, ≤ ±240g 10-bit output, > ±240g	NL <sub>OUT_240g</sub> NL <sub>OUT_480g</sub>	-2 -2		+2 +2	%	(3) (3)



## 2.5 Electrical Characteristics - Self-Test and Overload

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, \Delta T \leq 25 \ \text{K/min, unless otherwise specified.}$ 

#	Characteristic	Symbol	Min	Тур	Max	Units	
65 66 67 68		9st10_60x 9st10_120x 9st10_240x 9st10_480x	120 40 56 8	  	280 160 184 112	LSB LSB LSB LSB	(3) (3) (3) (3)
69	Acceleration (without hitting internal g-cell stops) ±60g Range Positive/Negative	gg-cell_Clip60X	400	456	500	g	(9)
70	Acceleration (without hitting internal g-cell stops) ±120g Range Positive/Negative	gg-cell_Clip120X	400	456	500	g	(9)
71	Acceleration (without hitting internal g-cell stops) ±240g Range Positive/Negative	gg-cell_Clip240X	1750	2065	2300	g	(9)
72	Acceleration (without hitting internal g-cell stops) ±480g Range Positive/Negative	gg-cell_Clip480X	1750	2065	2300	g	(9)
73	$\Sigma\!\Delta$ and Sinc Filter Clipping Limit $\pm 60g$ Range Positive/Negative	9ADC_Clip60X	191	210	233	g	(9)
74	Σ∆ and Sinc Filter Clipping Limit ±120g Range Positive/Negative	GADC_Clip120X	353	380	410	g	(9)
75	Σ∆ and Sinc Filter Clipping Limit ±240g Range Positive/Negative	gadc_Clip240X	928	1055	1218	g	(9)
76	Σ∆ and Sinc Filter Clipping Limit ±480g Range Positive/Negative	gadc_Clip480X	1690	1879	2106	g	(9)



## 2.6 Dynamic Electrical Characteristics - PSI5

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \ T_L \leq T_A \leq T_H, \ \Delta T \leq 25 \ \text{K/min, unless otherwise specified}$ 

#	Characteristic	Symbol	Min	Тур	Max	Units	
77 78 79 80 81 82 83 84 85 86	Initialization Timing Phase 1 Phase 2 (10-Bit, Asynchronous Mode 0, k = 8) Phase 3 (10-Bit, Asynchronous Mode 0, ST_RPT = 0) Offset Cancellation Stage 1 Operating Time Offset Cancellation Stage 2 Operating Time Self-Test Stage 1 Operating Time Self-Test Stage 2 Operating Time Self-Test Stage 3 Operating Time Self-Test Repetitions Programming Mode Entry Window	<sup>t</sup> PSI5_INIT1 <sup>t</sup> PSI5_INIT2_10a0 <sup>t</sup> PSI5_INIT3_10a0 <sup>t</sup> OC1 tOC2 <sup>t</sup> ST1 <sup>t</sup> ST2 <sup>t</sup> ST3 ST_RPT <sup>t</sup> PME	   0	532000 / f <sub>OSC</sub> 512 * t <sub>ASYNC</sub> 320000 / f <sub>OSC</sub> 280000 / f <sub>OSC</sub> 128000 / f <sub>OSC</sub> 128000 / f <sub>OSC</sub> 300000 / f <sub>OSC</sub>	   5	S S S S S S S S	(7
87	Data Transmission Single Bit Time (PSI5 Low Bit Rate) *	t <sub>BIT_LOW</sub>	7.6000	8.0000	8.4000	μs	
88	Modulation Current (20% to 80% of I <sub>MOD</sub> - I <sub>IDLE</sub> ) Rise Time	t <sub>RISE</sub>	324	463	602	ns	
89	Position of bit transition (PSI5 Low Baud Rate) *	t <sub>Bittrans_LowBaud</sub>	49	50	51	%	(
90	Asynchronous Response Time *	t <sub>async</sub>	—	912 / f <sub>OSC</sub>	—	s	(

## 2.7 Dynamic Electrical Characteristics - Signal Chain

 $V_L \le (V_{CC} - V_{SS}) \le V_H$ ,  $T_L \le T_A \le T_H$ ,  $\Delta T \le 25$  K/min, unless otherwise specified

#	Characteristic	Symbol	Min	Тур	Max	Units	
91	Internal Oscillator Frequency *	fosc	3.80	4	4.20	MHz	(1)
92 93	DSP Low-Pass Filter (Note15) Cutoff frequency LPF0 (referenced to 0 Hz) * Filter Order LPF0 *	<sup>f</sup> c_lpf0 O <sub>LPF0</sub>		400 3		Hz 1	(7) (7)
94 95 96 97 98 99 100 101 102 103 104 105	DSP Offset Cancellation Low-Pass Filter (Note 15) Offset Cancellation Low-Pass Filter Input Sample Rate Stage 1 Cutoff frequency, Startup Phase 1 Stage 2 Filter Order, Startup Phase 1 Stage 2 Cutoff frequency, Startup Phase 1 Stage 2 Filter Order, Startup Phase 1 Cutoff frequency, Option 0 Filter Order, Option 0 Offset Cancellation Output Update Rate (10-Bit Mode) Offset Cancellation Output Step Size (10-Bit Mode) Offset Monitor Update Frequency Offset Monitor Count Limit Offset Monitor Counter Size	$\begin{array}{c} t_{OC}\ SampleRate\\ f_C\ OC10\\ 0\ OC10\\ f_C\ OC03\\ 0\ OC03\\ f_C\ OC0\\ t_{OffRate\ 10}\\ OFF\ Step\ 10\\ OFF\ MON_{OSC}\\ OFF\ MON_{CNTSIZE} \end{array}$		256 10.0 1 0.300 1 0.100 1 f <sub>OSC</sub> / 2e6 0.5 f <sub>OSC</sub> / 2000 4096 8192		μs Hz 1 Hz 1 SB Hz 1 LSB Hz 1 1	(7) (7) (7) (7) (7) (7) (7) (7) (7) (7)
106 107 108 109	Sensing Element Natural Frequency ±60g ±120g ±240g ±480g	fgcell_X60 fgcell_X120 fgcell_X240 fgcell_X240 fgcell_X480	12651 12651 26000 26000		13871 13871 28700 28700	Hz Hz Hz Hz	(9) (9) (9) (9)
110 111 112 113	Sensing Element Rolloff Frequency (-3 db) ±60g ±120g ±240g ±480g	$\begin{array}{c} f_{gcell\_X60} \\ f_{gcell\_X120} \\ f_{gcell\_X240} \\ f_{gcell\_X240} \\ f_{gcell\_X480} \end{array}$	938 938 3952 3952		2592 2592 14370 14370	Hz Hz Hz Hz	(9) (9) (9) (9)
114 115 116 117	Sensing Element Damping Ratio ±60g ±120g ±240g ±480g	ζgcell_X60 ζgcell_X120 ζgcell_X240 ζgcell_X480	2.760 2.760 1.260 1.260		6.770 6.770 3.602 3.602		(9) (9) (9) (9)
118 119 120 121	Sensing Element Delay (@100 Hz) ±60g ±120g ±240g ±480g	fgcell_delay_X60 fgcell_delay_X120 fgcell_delay_X240 fgcell_delay_X480	63 63 13 13	 	170 170 40 40	μs μs μs μs	(9) (9) (9) (9)
122	Package Resonance Frequency	f <sub>Package</sub>	100	—		kHz	(9)



## 2.8 Dynamic Electrical Characteristics - Supply and SPI

 $V_{I} \leq (V_{CC} - V_{SS}) \leq V_{H}, T_{I} \leq T_{A} \leq T_{H}, \Delta T \leq 25$  K/min, unless otherwise specified

#	Characteristic	Symbol	Min	Тур	Мах	Units
123	Quiescent Current Settling Time (Power Applied to $Iq = I_{IDLE} \pm 2mA$ )	t <sub>SET</sub>		—	5	ms
124	Reset Recovery Internal Delay (After internal POR)	t <sub>INT_INIT</sub>	_	16000 / f <sub>OSC</sub>	_	s
125 126 127	$\label{eq:VCC} \begin{array}{l} V_{CC} \mbox{ Micro-cut} \ (C_{BUF}=C_{REG}=C_{REGA}=1 \ \mu F) \\ Survival \ Time \ (V_{CC} \ disconnect \ without \ Reset, \ C_{BUF}=C_{REG}=C_{REGA}=700 \ nF) \\ Survival \ Time \ (V_{CC} \ disconnect \ without \ Reset, \ C_{BUF}=C_{REG}=C_{REGA}=1 \ \mu F) \\ Reset \ Time \ (V_{CC} \ disconnect \ above \ which \ Reset \ is \ guaranteed) \end{array}$	tvcc_MICROCUTmin tvcc_MICROCUT tvcc_RESET	30 50		 1000	μs μs μs
128 129	V <sub>BUF</sub> , Capacitor Monitor Disconnect Time (Figure 9) POR to first Capacitor Test Disconnect Disconnect Delay, Asynchronous Mode (Figure 9)	<sup>t</sup> POR_CAPTEST <sup>t</sup> CAPTEST_ADLY		12000 / f <sub>OSC</sub> 688 / f <sub>OSC</sub>		s s
130 131	V <sub>REG</sub> , V <sub>REGA</sub> Capacitor Monitor POR to first Capacitor Test Disconnect Disconnect Rate	<sup>t</sup> POR_CAPTEST <sup>t</sup> CAPTEST_RATE		12000 / f <sub>OSC</sub> 256 / f <sub>OSC</sub>		s s
132 133 134 135 136 137 138 139 140 141 142 143 144 145	Serial Interface Timing (See Figure 6, $C_{DOUT} \le 80 \text{ pF}$ , $R_{DOUT} \ge 10 \text{ k}\Omega$ ) Clock (SCLK) period (10% of V <sub>CC</sub> to 10% of V <sub>CC</sub> ) Clock (SCLK) high time (90% of V <sub>CC</sub> to 90% of V <sub>CC</sub> ) Clock (SCLK) low time (10% of V <sub>CC</sub> to 90% of V <sub>CC</sub> ) Clock (SCLK) rise time (10% of V <sub>CC</sub> to 90% of V <sub>CC</sub> ) Clock (SCLK) fall time (90% of V <sub>CC</sub> to 10% of V <sub>CC</sub> ) Clock (SCLK) fall time (90% of V <sub>CC</sub> to 10% of V <sub>CC</sub> ) Clock (SCLK) fall time (90% of V <sub>CC</sub> to 10% of V <sub>CC</sub> ) CS asserted to SCLK high ( $\underline{CS} = 10\%$ of V <sub>CC</sub> to SCLK = 10% of V <sub>CC</sub> ) Data setup time ( $D_{IIN} = 10/90\%$ of V <sub>CC</sub> to SCLK = 10% of V <sub>CC</sub> ) D <sub>IIN</sub> Data hold time (SCLK = 90% of V <sub>CC</sub> to D <sub>OUT</sub> = 10/90% of V <sub>CC</sub> ) SCLK low to data valid (SCLK = 10% of V <sub>CC</sub> to D <sub>OUT</sub> = 10/90% of V <sub>CC</sub> ) SCLK low to CS high (SCLK = 10% of V <sub>CC</sub> to CS = 90% of V <sub>CC</sub> ) CS high to D <sub>OUT</sub> disable (CS = 90% of V <sub>CC</sub> to D <sub>OUT</sub> = Hi 2) CS high to D <sub>OUT</sub> disable (CS = 90% of V <sub>CC</sub> to D <sub>OUT</sub> = Hi 2) CS high to D <sub>OUT</sub> disable (SCLK = 90% of V <sub>CC</sub> to D <sub>OUT</sub> = Hi 2) CS high to D <sub>OUT</sub> disable 90% of V <sub>CC</sub> to D <sub>OUT</sub> = Hi 2)	tsclk tsclkh tsclkh tsclkr tsclkr tsclkr tlead taccess tsetup thold_in thold_out tvalid tlag toisable toisable	320 120 120 	 15 15 		ns ns ns ns ns ns ns ns ns ns ns ns ns n

1. Parameters tested 100% at final test.

2. Parameters tested 100% at wafer probe.

3. Verified by characterization

4. \* Indicates critical characteristic.

5. Verified by qualification testing.

6. Parameters verified by pass/fail testing in production.

7. Functionality guaranteed by modeling, simulation and/or design verification. Circuit integrity assured through IDDQ and scan testing. Timing is determined by internal system clock frequency.

8. N/A.

9. Verified by simulation.

10. N/A.

11. Measured at V<sub>CC</sub> pin; V<sub>SYNC</sub> guaranteed across full V<sub>IDLE</sub> range.

12. Self-Test repeats on failure up to a ST\_RPT<sub>MAX</sub> times before transmitting Sensor Error Message.

13. N/A.

14. Thermal resistance between the die junction and the exposed pad; cold plate is attached to the exposed pad.

15. Filter cutoff frequencies are directly dependent upon the internal oscillator frequency.





Figure 5. Powerup Timing



Figure 6. Serial Interface Timing

# NP

## 3 Functional Description

## 3.1 User Accessible Data Array

A user accessible data array allows for each device to be customized. The array consists of an OTP factory programmable block, an OTP user programmable block, and read-only registers for device status. The OTP blocks incorporate independent error detection circuitry for fault detection (reference Section 3.2). Portions of the factory programmable array are reserved for factory-programmed trim values. The user accessible data is shown in Table 2.

Byte		Nibble		Bit Fu	nction		Nibble		Bit Fu	nction		
(XLong Msg)	g Register	(Long Msg)	7	6	5	4	(Long Msg)	3	2	1	0	Туре
\$00	SN0	\$01	SN[7]	SN[6]	SN[5]	SN[4]	\$00	SN[3]	SN[2]	SN[1]	SN[0]	
\$01	SN1	\$03	SN[15]	SN[14]	SN[13]	SN[12]	\$02	SN[11]	SN[10]	SN[9]	SN[8]	
\$02	SN2	\$05	SN[23]	SN[22]	SN[21]	SN[20]	\$04	SN[19]	SN[18]	SN[17]	SN[16]	
\$03	SN3	\$07	SN[31]	SN[30]	SN[29]	SN[28]	\$06	SN[27]	SN[26]	SN[25]	SN[24]	
\$04	DEVCFG1	\$09	0	0	1	0	\$08	0	RNG[2]	RNG[1]	RNG[0]	
\$05	DEVCFG2	\$0B	0	0	0	0	\$0A	0	0	0	0	
\$06	DEVCFG3	\$0D	0	0	0	0	\$0C	0	0	0	0	B
\$07	DEVCFG4	\$0F	0	0	0	0	\$0E	0	0	0	0	n
\$08	DEVCFG5	\$11	0	0	0	0	\$10	0	0	0	0	
\$09	DEVCFG6	\$13	0	1	0	0	\$12	0	0	0	0	
\$0A	DEVCFG7	\$15	0	0	0	0	\$14	0	0	0	0	
\$0B	DEVCFG8	\$17	1	0	1	0	\$16	0	0	0	0	
\$0C	SC	\$19	0	TM_B	RESERVED	IDEN_B	\$18	OC_INIT_B	IDEF_B	OFF_B	0	
\$0D	MFG_ID	\$1B	0	0	0	0	\$1A	0	0	0	0	

#### Table 2. User Accessible Data

Type codes

R: Readable register via PSI5

#### 3.1.1 Device Serial Number Registers

A unique serial number is programmed into the serial number registers of each device during manufacturing. The serial number is composed of the following information:

Bit Range	Content
SN[12:0]	Serial Number
SN[31:13]	Lot Number

Serial numbers begin at 1 for all produced devices in each lot and are sequentially assigned. Lot numbers begin at 1 and are sequentially assigned. No lot will contain more devices than can be uniquely identified by the 13-bit serial number. Depending on lot size and quantities, all possible lot numbers and serial numbers may not be assigned.

The serial number registers are included in the factory programmed OTP CRC verification. Reference Section 3.2 for details regarding the CRC verification. Beyond this, the contents of the serial number registers have no impact on device operation or performance, and are only used for traceability purposes.



## 3.1.2 Factory Configuration Register (DEVCFG1)

The factory configuration register is a factory programmed, read-only register which contains user specific device configuration information. The factory configuration register is included in the factory programmed OTP CRC verification.

Loca	ation	Bit							
Address	Register	7	6	5	4	3	2	1	0
\$04	DEVCFG1	0	0	1	0	0	RNG[2]	RNG[1]	RNG[0]
Factory Default		0	0	1	0	0	0	0	0

### 3.1.2.1 Range Indication Bits (RNG[2:0])

The range indication bits are factory programmed and indicate the full-scale range of the device as shown below.

RNG[2]	RNG[1]	RNG[0]	Full-Scale Acceleration Range	g-Cell Design	PSI5 Init Data Transmission (D9) Reference Table 9
0	0	0	Reserved	N/A	0001
0	0	1	±60g	Medium-g	0111
0	1	0	Reserved	N/A	0010
0	1	1	±120 g	Medium-g	1000
1	0	0	Reserved	N/A	0011
1	0	1	±240 g	High-g	1001
1	1	0	Reserved	N/A	0100
1	1	1	±480 g	High-g	1010

#### 3.1.3 Status Check Register (SC)

The status check register is a read-only register containing device status information.

Loca	ation	Bit								
Address	Register	7	7 6 5 4 3 2 1 0							
\$0C	SC	0	TM_B	RESERVED	IDEN_B	OC_INIT_B	IDEF_B	OFF_B	0	

#### 3.1.3.1 Test Mode Flag (TM\_B)

The test mode bit is cleared if the device is in test mode.

ТМ_В	Operating Mode		
0	Test Mode is active		
1	Test Mode is not active		

#### 3.1.3.2 Internal Data Error Flag (IDEN\_B)

The internal data error bit is cleared if a register data error detection mismatch is detected in the user accessible OTP array. A device reset is required to clear the error.

IDEN_B	Error Condition
0	Error detection mismatch in user programmable OTP array
1	No error detected



#### 3.1.3.3 Offset Cancellation Init Status Flag (OC\_INIT\_B)

The offset cancellation initialization status bit is set once the offset cancellation initialization process is complete, and the filter has switched to normal mode.

OC_INIT_B	Error Condition
0	Offset Cancellation in initialization
1	Offset Cancellation initialization complete ( $t_{OC1}$ and $t_{OC2}$ expired)

#### 3.1.3.4 Internal Factory Data Error Flag (IDEF\_B)

The internal factory data error bit is cleared if a register data CRC fault is detected in the factory programmable OTP array. A device reset is required to clear the error.

IDEF_B	Error Condition
0	CRC error in factory programmable OTP array
1	No error detected

#### 3.1.3.5 Offset Error Flag (OFF\_B)

The offset error flag is cleared if the acceleration signal reaches the offset limit.

OFF_B	Error Condition			
0	Offset error detected			
1	No error detected			

### 3.2 OTP Array Error Detection

The Factory programmed OTP array is verified for errors with a 3-bit CRC. The CRC verification is enabled only when the factory programmed array is locked. The CRC verification uses a generator polynomial of  $g(x) = X^3 + X + 1$ , with a seed value = '111'.

The CRC is continuously calculated on the factory programmable array with the exception of the factory lock bits. Bits are fed in from right to left (LSB first), and top to bottom (lower addresses first) in the register map. The calculated CRC is then compared against the stored 3 bit CRC. If a CRC error is detected in the OTP array, the IDEF\_B bit is cleared in the SC register.

The CRC verification is completed on the memory registers which hold a copy of the fuse array values, not the fuse array values.



### 3.3 Voltage Regulators

The device derives its internal supply voltage from the V<sub>CC</sub> and V<sub>SS</sub> pins. Separate internal voltage regulators are used for the analog (V<sub>REGA</sub>) and digital circuitry (V<sub>REG</sub>). The analog and digital regulators are supplied by a buffer regulator (V<sub>BUF</sub>) to provide immunity from EMC and supply dropouts on V<sub>CC</sub>. External filter capacitors are required, as shown in Figure 1.

The voltage regulator module includes voltage monitoring circuitry which holds the device in reset following power-on until the internal voltages have increased above the undervoltage detection thresholds. The voltage monitor asserts internal reset when the external supply or internally regulated voltages fall below the undervoltage detection thresholds. A reference generator provides a reference voltage for the  $\Sigma\Delta$  converter.



Figure 7. Voltage Regulation and Monitoring



## 3.3.1 V<sub>BUF</sub>, V<sub>REG</sub>, and V<sub>REGA</sub> Regulator Capacitor

The internal regulators require an external capacitor between each of the regulator pins ( $V_{BUF}$ ,  $V_{REG}$ , or  $V_{REGA}$ ) and the associated the  $V_{SS}$  /  $V_{SSA}$  pin for stability. Figure 1 shows the recommended types and values for each of these capacitors.

### 3.3.2 $V_{CC}$ , $V_{BUF}$ , $V_{REG}$ , and $V_{REGA}$ Undervoltage Monitor

A circuit is incorporated to monitor the supply voltage ( $V_{CC}$ ) and all internally regulated voltages ( $V_{BUF}$ ,  $V_{REG}$ , and  $V_{REGA}$ ). If any of internal regulator voltages fall below the specified undervoltage thresholds in Section 2, the device will be reset. If  $V_{CC}$ falls below the specified threshold, PSI5 transmissions are terminated for the present response. Once the supply returns above the threshold, the device will respond to the next detected sync pulse. Reference Figure 8.



Figure 8. V<sub>CC</sub> Micro-Cut Response

# NP

## 3.3.3 $V_{BUF}$ , $V_{REG}$ , and $V_{REGA}$ Capacitance Monitor

A monitor circuit is incorporated to ensure predictable operation if the connection to the external  $V_{BUF}$ ,  $V_{REG}$ , or  $V_{REGA}$ , capacitor becomes open.

The  $V_{BUF}$  regulator is disabled  $t_{CAPTEST\_ADLY}$  seconds after each data transmission for a duration of  $t_{CAPTEST\_TIME}$  seconds. If the external capacitor is not present, the regulator voltage will fall below the internal reset threshold, forcing a device reset.

The  $V_{REG}$  and  $V_{REGA}$  regulators are disabled at a continuous rate ( $t_{CAPTEST\_RATE}$ ), for a duration of  $t_{CAPTEST\_TIME}$  seconds. If either external capacitor is not present, the associated regulator voltage will fall below the internal reset threshold, forcing a device reset.







Figure 10. V<sub>REG</sub> Capacitor Monitor





#### Figure 11. V<sub>REGA</sub> Capacitor Monitor

#### 3.4 Internal Oscillator

A factory trimmed oscillator is included as specified in Section 2.

### 3.5 Acceleration Signal Path

#### 3.5.1 Transducer

The transducer is an overdamped mass-spring-damper system defined by the following transfer function: where:

$$H(s) = \frac{\omega_n^2}{s^2 + 2 \cdot \xi \cdot \omega_n \cdot s + \omega_n^2}$$

 $\zeta$  = Damping Ratio

 $\omega_n$  = Natural Frequency = 2 \*  $\Pi$  \*  $f_n$ 

Reference Section 2.7 for transducer parameters.

#### **3.5.2** $\Sigma \Delta$ Converter

A sigma delta modulator converts the differential capacitance of the transducer to a 1 MHz data stream that is input to the DSP block.





#### MMA52xxAKW



## 3.5.3 Digital Signal Processing Block

A Digital Signal Processing (DSP) block is used to perform signal filtering and compensation. A diagram illustrating the signal processing flow within the DSP block is shown in Figure 13.



Figure 13. Signal Chain Diagram

**Table 3. Signal Chain Characteristics** 

	Description	Sample Time (µs)	Data Width (Bits)	Over Range (Bits	Signal Width (Bits)	Signal Noise (Bits)	Signal Margin (Bits)	Typical Block Latency	Reference
Α	SD	1	1		1			203/f	Section 3.5.2
В	SINC Filter	16	20		13			200/losc	Section 3.5.3.2
С	Low-Pass Filter	16	26	4	10	3	9	Reference Section 3.5.3.2	Section 3.5.3.2
D	Compensation	16	26	4	10	3	9	68/f	
E	Down Sampling	16	26	4	10	3	9	CC, IOSC	
F	High-Pass Filter	16	26	4	10	3	9	Reference Section 3.5.3.3	Section 3.5.3.3
G	DSP Sampling	16			10			4/f	Section 3.5.3.5
~	10-Bit Output Scaling	10			10			1/ OSC	
н	Interpolation	1			10			64/f <sub>osc</sub>	Section 3.5.3.5

#### 3.5.3.1 Decimation Sinc Filter

The serial data stream produced by the  $\Sigma\Delta$  converter is decimated and converted to parallel values by a 3rd order 16:1 sinc filter with a decimation factor of 16.

$$H(z) = \left[\frac{1 - z^{-16}}{16 \times (1 - z^{-1})}\right]^3$$





Figure 14. Sinc Filter Response,  $t_{S}$  = 16  $\mu s$ 



#### 3.5.3.2 Low-Pass Filter

Data from the Sinc filter is processed by an infinite impulse response (IIR) low-pass filter.

$$H(z) = a_0 \cdot \frac{(n_{11} \cdot z^0) + (n_{12} \cdot z^{-1}) + (n_{13} \cdot z^{-2})}{(d_{11} \cdot z^0) + (d_{12} \cdot z^{-1}) + (d_{13} \cdot z^{-2})} \cdot \frac{(n_{21} \cdot z^0) + (n_{22} \cdot z^{-1}) + (n_{23} \cdot z^{-2})}{(d_{11} \cdot z^0) + (d_{22} \cdot z^{-1}) + (d_{23} \cdot z^{-2})}$$

#### Table 4. Low-Pass Filter Coefficients

Description		Filter C	Group Delay		
	a <sub>0</sub>	5.189235225042199e-02			
	n <sub>11</sub>	1.629077582099646e-03		1.0	
	n <sub>12</sub>	1.630351547919014e-03	d <sub>12</sub>	-9.481076477495780e-01	
400 Hz, 3-Pole LPF	n <sub>13</sub>	0	d <sub>13</sub>	0	2816/f <sub>osc</sub>
	n <sub>21</sub>	2.500977520825902e-01	d <sub>21</sub>	1.0	
	n <sub>22</sub>	n <sub>22</sub> 4.999999235890745e-01		-1.915847097557409e+00	
	n <sub>23</sub>	2.499023243303036e-01	d <sub>23</sub>	9.191065266874253e-01	

Note: Low-Pass Filter values do not include g-cell frequency response.





Figure 15. Low-Pass Filter Characteristics:  $f_{C}$  = 400 Hz, 3-Pole,  $t_{S}$  = 16  $\mu s$ 



#### 3.5.3.3 Offset Cancellation

The device provides an offset cancellation circuit to remove internal offset error. A block diagram of the offset cancellation is shown in Figure 16.



Figure 16. Offset Cancellation Block Diagram

The transfer function for the offset LPF is:

$$H(z) = ao_0 \cdot \frac{no_1 + (no_2 \cdot z^{-1})}{do_1 + (do_2 \cdot z^{-1})}$$

Response parameters are specified in Section 2 and the offset LPF coefficients are specified in Table 6.

During startup, two phases of the offset LPF are used to allow for fast convergence of the internal offset error during initialization. The timing and characteristics of each phase are shown in Table 5 and Table 6 and specified in Section 2. For more information regarding the startup timing, reference the PSI5 initialization information in Section 4.4. The offset low-pass filter used in normal operation is selected by the OC\_FILT bit as shown in Table 5.

During the Initialization Self-Test phase, the offset cancellation circuit output value is frozen.

During normal operation, output rate limiting is applied to the output of the high-pass filter. Rate limiting updates the offset cancellation output by  $OFF_{Step xx}$  LSB every  $t_{OffRate xx}$  seconds.

Offset Cancellation Startup Phase	Offset LPF	Output Rate Limiting	Total Time for Phase
1	10 Hz	Bypassed	80 ms
2	0.3 Hz	Bypassed	70 ms
Self-Test	0.3 Hz	Bypassed (Frozen during ST2)	96 ms per Self-Test Sequence (up to 6 repeats)
Complete	0.1 Hz	Enabled	N/A



#### Table 6. High-Pass Filter Coefficients

Description		Co	Group Delay		
	ao <sub>0</sub>	0.015956938266754			
10 Hz HPF	no <sub>1</sub>	0.499998132328277	do <sub>1</sub>	1.0	16.384 ms
	no <sub>2</sub>	0.499998132328277	do <sub>2</sub>	-0.984043061733246	
	ao <sub>0</sub>	0.000482380390167			
0.3 Hz HPF	no <sub>1</sub>	0.499938218213271	do <sub>1</sub>	1.0	537.6 ms
	no <sub>2</sub>	0.499938218213271	do <sub>2</sub>	-0.999517619609833	
	ao <sub>0</sub>	0.0001608133316040			
0.1 Hz HPF	no <sub>1</sub>	0.4999999403953552	do <sub>1</sub>	1.0	1591ms
	no <sub>2</sub>	0.4999999403953552	do <sub>2</sub>	-0.9998391270637512	



Figure 17. 10 Hz Offset Cancellation Low-Pass Filter Characteristics



Figure 18. 0.1 Hz Offset Cancellation Low-Pass Filter Characteristics



#### 3.5.3.4 Offset Monitor

The device includes an offset monitor circuit. The output of the single pole low-pass filter in the offset cancellation block is continuously monitored against the offset limits specified in Section 2.4. An up/down counter is employed to count up If the output exceeds the limits, and to count down if the output is within the limits. The output of the counter is compared against the count limit OFFMON<sub>CNTLIMIT</sub>. If the counter exceeds the limit, the OFF\_B flag in the SC register is cleared. The counter rails once the max counter value is reached (OFFMON<sub>CNTSIZE</sub>). The offset monitor is disabled during Initialization Phase 1, Phase 2, and Phase 3.

#### 3.5.3.5 Data Interpolation

The device includes 16 to 1 linear data interpolation to minimize the system sample jitter. Each result produced by the digital signal processing chain is delayed one sample time.

#### 3.5.3.6 Output Scaling

The 26-bit digital output from the DSP is clipped and scaled to a 10-bit word which spans the acceleration range of the device. Figure 19 shows the method used to establish the output acceleration data word from the 26-bit DSP output.

Over Range					Signal								Noise				Margin				
D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8		D2	D1	D0
10-bit Data Word D21 D20 D19 D18 D17 D16 D15 D14						D13	D12	Using Rounding													

Figure 19. 10-Bit Output Scaling Diagram