Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Xtrinsic MMA52xxLW
PSI5 Inertial Sensor

The MMA52xxLW family, a SafeAssure solution, includes the AKLV27 and PSI5 Version 1.3 compatible overdamped X-axis satellite accelerometers.

Features

- ±60g to ±480g Full-Scale Range
- Selectable 400 Hz, 3 Pole, or 4 pole Low-Pass Filter
- Single Pole High Pass Filter with Fast Startup and Output Rate Limiting
- PSI5 Version 1.3 Compatible
  - PSI5-P10P-500/3L Compatible
  - Programmable Time Slots with 0.5 µs Resolution
  - Selectable Baud Rate: 125 kBaud or 190.5 kBaud
  - Selectable Data Length: 8 or 10 bits
  - Selectable Error Detection: Even Parity, or 3-bit CRC
  - Optional Daisy Chain with External Low-Side Switch
  - Two-Wire Programming Mode
- 16 µs Internal Sample Rate, with Interpolation to 1 µs
- Pb-Free 16-Pin QFN, 6 x 6 Package
- Qualified AECQ100, Revision G, Grade 1 (-40°C to +125°C) (http://www.aecouncil.com/)

Typical Applications

- Airbag Front and Side Crash Detection

MMA52xxLW

Bottom View

**16-PIN QFN
CASE 2086-01**

Top View

Pin Connections

ORDERING INFORMATION				
Device	**Axis**	**Range**	**Package**	**Shipping**
MMA5206LW	X	60g	2086-01	Tubes
MMA5212LW	X	120g	2086-01	Tubes
MMA5224LW	X	240g	2086-01	Tubes
MMA5248LW	X	480g	2086-01	Tubes
MMA5206LWR2	X	60g	2086-01	Tape & Reel
MMA5212LWR2	X	120g	2086-01	Tape & Reel
MMA5224LWR2	X	240g	2086-01	Tape & Reel
MMA5248LWR2	X	480g	2086-01	Tape & Reel

Figure 1. Application Diagram

Table 1. External Component Recommendations

| Ref Des	Type	Description	Purpose
C1	Ceramic	2.2 nF, 10%, 50V minimum, X7R	V_{CC} Power Supply Decoupling and Signal Damping
C3	Ceramic	470 pF, 10%, 50V minimum, X7R	I_{DATA} Filtering and Signal Damping
C2	Ceramic	15 nF, 10%, 50V minimum, X7R	V_{CC} Power Supply Decoupling
C4, C5, C6	Ceramic	1 μF, 10%, 10V minimum, X7R	Voltage Regulator Output Capacitor(s)
R1	General Purpose	82Ω, 5%, 200 PPM	V_{CC} Filtering and Signal Damping
R2	General Purpose	27Ω, 5%, 200 PPM	I_{DATA} Filtering and Signal Damping
R3	General Purpose	20 kΩ, 5%, 200 PPM	Gate Resistor for External Low-Side Daisy Chain FET
M1	N-Channel MOSFET	—	Low-Side Daisy Chain Transistor

Figure 2. Device Orientation Diagram

Figure 3. Internal Block Diagram

MMA52xxLW

1 Pin Connections

Figure 4. Top View, 16-Pin QFN Package

Table 2. Pin Description

Pin	Pin Name	Formal Name	Definition
1	V_{CC}	Supply	This pin is connected to the PSI5 power and data line through a resistor and supplies power to the device. An external capacitor must be connected between this pin and V_{SS}. Reference Figure 1.
2	V_{SS}	Digital GND	This pin is the power supply return node for the digital circuitry.
3	I_{DATA}	Response Current	This pin is connected to the PSI5 power and data line through a resistor and modulates the response current for PSI5 communication. Reference Figure 1.
4	V_{SS}	Digital GND	This pin is the power supply return node for the digital circuitry.
5	PCM	PCM Output	This pin provides a 4 MHz PCM signal proportional to the acceleration data for test purposes. The output can be enabled via OTP. Reference Section 3.5.3.7. If unused, this pin must be left unconnected.
6	SCLK	SPI Clock	This input pin provides the serial clock to the SPI port for test purposes. An internal pulldown device is connected to this pin. This pin must be grounded or left unconnected in the application.
7	D_{OUT}	SPI Data Out	This pin functions as the serial data output from the SPI port for test purposes. This pin must be left unconnected in the application.
8	D_{IN}	SPI Data In	This pin functions as the serial data input to the SPI port for test purposes. An internal pulldown device is connected to this pin. This pin must be grounded or left unconnected in the application.
9	V_{REG}	Digital Supply	This pin is connected to the power supply for the internal digital circuitry. An external capacitor must be connected between this pin and V_{SS}. Reference Figure 1.
10	CS	Chip Select	This input pin provides the chip select to the SPI port for test purposes. An internal pullup device is connected to this pin. This pin must be left unconnected in the application.
11	V_{REGA}	Analog Supply	This pin is connected to the power supply for the internal analog circuitry. An external capacitor must be connected between this pin and V_{SSA}. Reference Figure 1.
12	VSSA	Analog GND	This pin is the power supply return node for the analog circuitry.
13	V_{BUF}	Power Supply	This pin is connected to a buffer regulator for the internal circuitry. The buffer regulator supplies both the analog (V_{REGA}) and digital (V_{REG}) supplies to provide immunity from EMC and supply dropouts on V_{CC}. An external capacitor must be connected between this pin and V_{SS}. Reference Figure 1.
14	TEST	Test Pin	This pin is must be grounded or left unconnected in the application.
15	BUS_SW	Bus Switch Gate Drive	This pin is the drive for a low-side daisy chain switch. When daisy chain mode is enabled, this pin is connected to the gate of an n-channel FET which connects V_{SS} to V_{SS_OUT}. Reference Figure 1. If unused, this pin must be left unconnected.
16	VSSA	Analog GND	This pin is the power supply return node for the analog circuitry.
17	PAD	Die Attach Pad	This pin is the die attach flag, and is internally connected to VSS. Reference Section 7 for die attach pad connection details.
	Corner Pads	Corner Pads	The corner pads are internally connected to V_{SS}.

MMA52xxLW

2 Electrical Characteristics

2.1 Maximum Ratings

Maximum ratings are the extreme limits to which the device can be exposed without permanently damaging it.

#	Rating	Symbol	Value	Unit	
1 2 3	Supply Voltage (V_{CC}, I_{DATA}) Reverse Current $\leq$ 160 mA, t $\leq$ 80 ms Continuous Transient (< 10 µs)	V_{CC_REV} V_{CC_MAX} V_{CC_TRANS}	-0.7 +20.0 +25.0	V V V	(3) (3) (9)
4	V_{BUF}, Test, BUS_SW		-0.3 to +4.2	V	(3)
5	V_{REG}, V_{REGA}, SCLK, $\overline{CS}$, D_{IN}, D_{OUT}, PCM		-0.3 to +3.0	V	(3)
6	Powered Shock (six sides, 0.5 ms duration)	g_{pms}	±2000	g	(3)
7	Unpowered Shock (six sides, 0.5 ms duration)	g_{shock}	±2500	g	(3)
8	Drop Shock (to concrete, tile or steel surface, 10 drops, any orientation)	h_{DROP}	1.2	m	(5)
9 10 11 12	Electrostatic Discharge (per AEC-Q100) External Pins (V_{CC}, I_{DATA}, V_{SS}, V_{SSA}), HBM (100 pF, 1.5 kΩ) HBM (100 pF, 1.5 kΩ) CDM (R = 0Ω) MM (200 pF, 0Ω)	V_{ESD} V_{ESD} V_{ESD} V_{ESD}	±4000 ±2000 ±1500 ±200	V V V V	(5) (5) (5) (5)
13 14	Temperature Range Storage Junction	T_{stg} T_J	-40 to +125 -40 to +150	°C °C	(3) (9)
15	Thermal Resistance	θ_{JC}	2.5	°C/W	(9, 14)

2.2 Operating Range

$V_L \leq (V_{CC} - V_{SS}) \leq V_H$, $T_L \leq T_A \leq T_H$, $\Delta T \leq 25$ K/min, unless otherwise specified.

#	Characteristic	Symbol	Min	Typ	Max	Units	
16 17	Supply Voltage	V_{CC} V_{CC_UV}	V_L 4.2 $V_{VCC\_UV\_F}$	— —	V_H 17.0 V_L	V V	(1) (9)
18	Programming Voltage ($I_{DATA} \leq$ 85 mA) Applied to I_{DATA}, V_{CC}	V_{PP}	14.0	—	—	V	(3)
19 20	Operating Temperature Range	T_A T_A	T_L -40 -40	— —	T_H +105 +125	°C °C	(1) (3)

MMA52xxLW

2.3 Electrical Characteristics - Supply and I/O

$V_L \leq (V_{CC} - V_{SS}) \leq V_H$, $T_L \leq T_A \leq T_H$, $\Delta T \leq 25$ K/min, unless otherwise specified.

#	Characteristic	Symbol	Min	Typ	Max	Units	
21	Quiescent Supply Current *	I_{IDLE}	4.0	—	8.0	mA	(1)
22	Modulation Supply Current *	I_{MOD}	I_{IDLE}+ 22.0	I_{IDLE}+ 26.0	I_{IDLE}+ 30.0	mA	(1)
23	Inrush Current (Power On until V_{BUF}, V_{REG}, V_{REGA} Stable)	I_{INRUSH}	—	—	30	mA	(3)

24 25 26	Internally Regulated Voltages
	  V_{BUF} *
	  V_{REG} *
	  V_{REGA} *
		V_{BUF}
		V_{REG}
		V_{REGA}
			3.60
			2.425
			2.425
				3.80
				2.50
				2.50
					4.00
					2.575
					2.575
						V
						V
						V
							(1)
							(1)
							(1)

27 28 29 30
 	
 31 32 33 34
	Low Voltage Detection Threshold
	  V_{CC} Falling
	  V_{BUF} Falling
	  V_{REG} Falling
	  V_{REGA} Falling
	Hysteresis
	  V_{CC}
	  V_{BUF}
	  V_{REG}
	  V_{REGA}
		$V_{VCC\_UV\_F}$
		$V_{BUF\_UV\_F}$
		$V_{REG\_UV\_F}$
		$V_{REGA\_UV\_F}$
		
		V_{CC_HYST}
		V_{BUF_HYST}
		V_{REG_HYST}
		V_{REGA_HYST}
			3.40
			2.95
			2.15
			2.15
			
			0.10
			0.05
			0.05
			0.05
				3.70
				3.15
				2.25
				2.25
				
				0.25
				0.10
				0.10
				0.10
					4.0
					3.35
					2.35
					2.35
					
					0.40
					0.15
					0.15
					0.15
						V
						V
						V
						V
						
						V
						V
						V
						V
							(3, 6)
							(3, 6)
							(3, 6)
							(3, 6)
							
							(3)
							(3)
							(3)
							(3)

35 36	External Capacitor (V_{BUF}, V_{REG}, V_{REGA})
	  Capacitance
	  ESR (including interconnect resistance)
		ESR	500
			0
				1000
				—
					1500
					200
						nF
						mΩ
							(9)
							(9)

37 38	Synchronization Pulse (Figure 5)
	  V_{IDLE} Voltage Range *
	  DC Sync Pulse Detection Threshold *
		VIDLE
		ΔV_{SYNC}
			—
			V_{IDLE}+1.4
				—
				V_{IDLE}+2.0
					15.4
					V_{IDLE}+2.6
						V
						V
							(3, 11)
							(3, 6)

39	Sync Pulse Pulldown Current	I_{SYNC_PD}	—	I_{MOD} - I_{IDLE}	—	mA	(3)
40	Output High Voltage (DO) I_{Load} = 100 μA	V_{OH}	V_{REG} - 0.1	—	—	V	(9)
41	Output Low Voltage (DO) I_{Load} = 100 μA	V_{OL}	—	—	0.1	V	(9)
42	Input High Voltage CS, SCLK, DI	V_{IH}	0.7 * V_{REG}	—	—	V	(9)
43	Input Low Voltage CS, SCLK, DI	V_{IL}	—	—	0.3 * V_{REG}	V	(9)

44 45	Input Current
	  High (at V_{IH}) (DI)
	  Low (at V_{IL}) (CS)
		I_{IH}
		I_{IL}
			-100
			10
				—
				—
					-10
					100
						μA
						μA
							(9)
							(9)

46	Pulldown Resistance (SCLK)	R_{PD}	20	æ	100	kΩ	(9)
47	BUS_SW Output High Voltage (BUS_SW) I_{Load} = 100 μA	$V_{BUS\_SW\_OH}$	3.15	—	V_{BUF}	V	(9)
48	Output Low Voltage (BUS_SW) I_{Load} = 100 μA	$V_{BUS\_SW\_OL}$	0.0	—	0.45	V	(9)
49	Daisy Chain Addressing Mode Sync Pulse Period		—	$t_{S-S\_PM\_L}$	—	s	(7)
50	Bus Switch Output Activation Time (C = 50 pF) From last bit of "SetAdr" Response to 80% of $V_{BUS\_SW\_OH}$	tBUS_SW	—	—	300	μs	(7)
51	Sync Pulse Blanking Time after "SetAdr" Command Received From last bit of "SetAdr" Response	$t_{DC\_BLANKING}$		200000 / f_{OSC}		s	(7)

2.4 Electrical Characteristics - Sensor And Signal Chain

$V_L \leq (V_{CC} - V_{SS}) \leq V_H$, $T_L \leq T_A \leq T_H$, $\Delta T \leq 25$ K/min, unless otherwise specified.

#	Characteristic		Symbol	Min	Typ	Max	Units	

52
53
54
55
	Sensitivity (10-bit output @ 100 Hz, referenced to 0 Hz)
	  ±60g Range
	  ±120g Range
	  ±240g Range
	  ±480g Range
		*
		*
		*
		*
			SENS
			SENS
			SENS
			SENS
				—
				—
				—
				—
					8
					4
					2
					1
						—
						—
						—
						—
							LSB/g
							LSB/g
							LSB/g
							LSB/g
								(1)
								(1)
								(1)
								(1)

56
57
58
59
60
61
	Total Sensitivity Error (including non-linearity)
	  $T_A = 25°C$, $\leq \pm240g$
	  $T_L \leq T_A \leq T_H$, $\leq \pm240g$
	  $T_L \leq T_A \leq T_H$, $\leq \pm240g$, $V_{VCC\_UV\_F} \leq V_{CC} \leq V_L$
	  $T_A = 25°C$, $> \pm240g$
	  $T_L \leq T_A \leq T_H$, $> \pm240g$
	  $T_L \leq T_A \leq T_H$, $> \pm240g$, $V_{VCC\_UV\_F} \leq V_{CC} \leq V_L$
		*
		
		*
		
			ΔSENS_240
			ΔSENS_240
			ΔSENS_240
			ΔSENS_480
			ΔSENS_480
			ΔSENS_480
				-5
				-7
				-7
				-5
				-7
				-7
					—
					—
					—
					—
					—
					—
						+5
						+7
						+7
						+5
						+7
						+7
							%
							%
							%
							%
							%
							%
								(1)
								(1)
								(9)
								(1)
								(1)
								(9)

62
63
	Digital Offset Before Offset Cancellation
	  10-bit
	  10-bit, $T_L \leq T_A \leq T_H$, $V_{VCC\_UV\_F} \leq V_{CC} \leq V_L$
		*	OFF$_{10Bit}$
			OFF$_{10Bit}$
				-52
				-52
					0
					0
						+52
						+52
							LSB
							LSB
								(1)
								(9)

64
65
	Digital Offset After Offset Cancellation
	  10-bit, 0.3 Hz HPF or 0.1 Hz HPF
	  10-bit, 0.04 Hz HPF
		*
		*
			OFF$_{10Bit}$
			OFF$_{10Bit}$
				-1
				-2
					0
					0
						+1
						+2
							LSB
							LSB
								(1)
								(9)

66	Continuous Offset Monitor Limit 10-bit output, before compensation		OFF$_{MON}$	-66	—	+66	LSB	(3)
67	Range of Output (10-bit Mode) Acceleration		RANGE	-480	—	+480	LSB	(3)

68
69
	Cross-Axis Sensitivity
	  Z-axis to X-axis
	  Y-axis to X-axis
		*
		*
			V$_{ZX}$
			V$_{YX}$
				-5
				-5
					—
					—
						+5
						+5
							%
							%
								(3)
								(3)

70	System Output Noise Peak (10-bit Mode, 1 Hz - 1 kHz, All Ranges)	*	n$_{Peak}$	-4	—	+4	LSB	(3)
71	System Output Noise RMS (10-bit mode, 1 Hz - 1 kHz, All Ranges)	*	n$_{RMS}$	—	—	+1.0	LSB	(3)

72
73
	Non-linearity
	  10-bit output, $\leq \pm240g$
	  10-bit output, $> \pm240g$
			NL$_{OUT\_240g}$
			NL$_{OUT\_480g}$
				-2
				-2
					—
					—
						+2
						+2
							%
							%
								(3)
								(3)

2.5 Electrical Characteristics - Self-Test and Overload

$V_L \leq (V_{CC} - V_{SS}) \leq V_H$, $T_L \leq T_A \leq T_H$, $\Delta T \leq 25$ K/min, unless otherwise specified.

#	Characteristic		Symbol	Min	Typ	Max	Units	

74
75
76
77
	10-Bit Output During Active Self-Test ($T_L \leq T_A \leq T_H$)
	  ±60g Range
	  ±120g Range
	  ±240g Range
	  ±480g Range
		*
		*
		*
		*
			g$_{ST10\_60X}$
			g$_{ST10\_120X}$
			g$_{ST10\_240X}$
			g$_{ST10\_480X}$
				120
				40
				56
				8
					—
					—
					—
					—
						280
						160
						184
						112
							LSB
							LSB
							LSB
							LSB
								(3)
								(3)
								(3)
								(3)

78	Acceleration (without hitting internal g-cell stops) ±60g Range Positive/Negative		g$_{g-cell\_Clip60X}$	400	456	500	g	(9)
79	Acceleration (without hitting internal g-cell stops) ±120g Range Positive/Negative		g$_{g-cell\_Clip120X}$	400	456	500	g	(9)
80	Acceleration (without hitting internal g-cell stops) ±240g Range Positive/Negative		g$_{g-cell\_Clip240X}$	1750	2065	2300	g	(9)
81	Acceleration (without hitting internal g-cell stops) ±480g Range Positive/Negative		g$_{g-cell\_Clip480X}$	1750	2065	2300	g	(9)
82	$\Sigma\Delta$ and Sinc Filter Clipping Limit ±60g Range Positive/Negative		g$_{ADC\_Clip60X}$	191	210	233	g	(9)
83	$\Sigma\Delta$ and Sinc Filter Clipping Limit ±120g Range Positive/Negative		g$_{ADC\_Clip120X}$	353	380	410	g	(9)
84	$\Sigma\Delta$ and Sinc Filter Clipping Limit ±240g Range Positive/Negative		g$_{ADC\_Clip240X}$	928	1055	1218	g	(9)
85	$\Sigma\Delta$ and Sinc Filter Clipping Limit ±480g Range Positive/Negative		g$_{ADC\_Clip480X}$	1690	1879	2106	g	(9)

MMA52xxLW

2.6 Dynamic Electrical Characteristics - PSI5

$V_L \leq (V_{CC} - V_{SS}) \leq V_H$, $T_L \leq T_A \leq T_H$, $\Delta T \leq 25$ K/min, unless otherwise specified

#	Characteristic	Symbol	Min	Typ	Max	Units	
	Initialization Timing						
86	Phase 1	t_{PSI5_INIT1}	—	$532000 / f_{OSC}$	—	s	(7)
87	Phase 2 (10-Bit, Synchronous Mode, k = 4)	$t_{PSI5\_INIT2\_10s}$	—	$256 * t_{S-S}$	—	s	(7)
88	Phase 2 (8-Bit, Synchronous Mode, k = 8)	$t_{PSI5\_INIT2\_8s}$	—	$288 * t_{S-S}$	—	s	(7)
89	Phase 2 (10-Bit, Asynchronous Mode 0, k = 8)	$t_{PSI5\_INIT2\_10a0}$	—	$512 * t_{ASYNC}$	—	s	(7)
90	Phase 2 (8-Bit, Asynchronous Mode 0, k = 16)	$t_{PSI5\_INIT2\_8a0}$	—	$576 * t_{ASYNC}$	—	s	(7)
91	Phase 3 (10-Bit, Synchronous Mode, ST_RPT = 0)	$t_{PSI5\_INIT3\_10s}$	—	$2 * t_{S-S}$	—	s	(7, 12)
92	Phase 3 (8-Bit, Synchronous Mode, ST_RPT = 0)	$t_{PSI5\_INIT3\_8s}$	—	$2 * t_{S-S}$	—	s	(7, 12)
93	Phase 3 (10-Bit, Asynchronous Mode 0, ST_RPT = 0)	$t_{PSI5\_INIT3\_10a0}$	—	$19 * t_{ASYNC}$	—	s	(7, 12)
94	Phase 3 (8-Bit, Asynchronous Mode 0, ST_RPT = 0)	$t_{PSI5\_INIT3\_8a0}$	—	$2 * t_{ASYNC}$	—	s	(7, 12)
95	Offset Cancellation Stage 1 Operating Time	t_{OC1}	—	$320000 / f_{OSC}$	—	s	(7)
96	Offset Cancellation Stage 2 Operating Time	t_{OC2}	—	$280000 / f_{OSC}$	—	s	(7)
97	Self-Test Stage 1 Operating Time	t_{ST1}	—	$128000 / f_{OSC}$	—	s	(7)
98	Self-Test Stage 2 Operating Time	t_{ST2}	—	$128000 / f_{OSC}$	—	s	(7)
99	Self-Test Stage 3 Operating Time	t_{ST3}	—	$128000 / f_{OSC}$	—	s	(7)
100	Self-Test Repetitions	ST_RPT	0	—	5		(7, 12)
101	Programming Mode Entry Window	t_{PME}	—	$300000 / f_{OSC}$	—	s	(7)
	Synchronization Pulse (Figure 5, Figure 28 and Figure 32)						
102	Reset to first sync pulse (Program Mode Entry)	t_{RS_PM}	58	—	—	ms	(7)
103	Reset to first sync pulse (Normal Mode)	t_{RS}	t_{PSI5_INIT1}	—	—	s	(7)
104	Sync Pulse Period	t_{S-S}	t_{SYNC_OFF}	—	—	µs	(7)
105	Sync Pulse Width	t_{SYNC}	9	—	—	µs	(7)
106	Sync Pulse Reference LPF time constant	t_{SYNC_LPF}	120	280	—	µs	(9)
107	Sync Pulse Reference Discharge Start Time	$t_{SYNC\_LPF\_RST\_ST}$	—	$66 / f_{OSC}$	—	s	(7)
108	Sync Pulse Reference Discharge Activation Time	$t_{SYNC\_LPF\_RST}$	—	$616 / f_{OSC}$	—	s	(7)
109	Sync Pulse Detection Disable Time (BLANKTIME = 0)	$t_{SYNC\_OFF\_500}$	—	$1810 / f_{OSC}$	—	s	(7)
110	Analog Delay of Sync Pulse Detection	$t_{A\_SYNC\_DLY}$	50	—	600	ns	(9)
111	Sync Pulse Pulldown Function Delay Time	t_{PD_DLY}	—	$74 / f_{OSC}$	—	s	(7)
112	Sync Pulse Pulldown Function Activate Time	t_{PD_ON}	—	$64 / f_{OSC}$	—	s	(7)
113	Sync Pulse Detection Jitter	t_{SYNC_JIT}	0	—	$2 / f_{OSC}$	s	(7)
114	Data Transmission Single Bit Time (PSI5 Low Bit Rate) *	t_{BIT_LOW}	7.6000	8.0000	8.4000	µs	(7)
115	Data Transmission Single Bit Time (PSI5 High Bit Rate) *	t_{BIT_HI}	4.9875	5.2500	5.5125	µs	(7)
116	Modulation Current (20% to 80% of I_{MOD} - I_{IDLE}) Rise Time	t_{RISE}	324	463	602	ns	(3)
117	Fall Time	t_{FALL}	324	463	602	ns	(3)
118	Position of bit transition (PSI5 Low Baud Rate) *	$t_{Bittrans\_LowBaud}$	49	50	51	%	(7)
119	Position of bit transition (PSI5 High Baud Rate) *	$t_{Bittrans\_HighBaud}$	47	æ	53	%	(7)
120	Asynchronous Response Time *	t_{ASYNC}	—	$912 / f_{OSC}$	æ	s	(7)
	Time Slots						
121	Minimum Programmed Time Slot (TIMESLOTx = 0x001)	$t_{TIMESLOTx\_MIN}$	—	$2 / f_{OSC}$	—	s	(7, 9)
122	Maximum Programmed Time Slot (TIMESLOTx = 0x3FF)	$t_{TIMESLOTx\_MAX}$	—	$2046 / f_{OSC}$	—	s	(3, 7)
123	Default Time Slot (TIMESLOTx = 0x000)	$t_{TIMESLOT\_DFLT}$	—	$186 / f_{OSC}$	—	s	(3, 7)
124	Time Slot Resolution *	$t_{TIMESLOTx\_RES}$	—	$2 / f_{OSC}$	—	s/LSB	(7)
125	Sync Pulse to Daisy Chain Default Time Slot 1	$t_{TIMESLOT\_DC1}$	—	$186 / f_{OSC}$	—	s	(7)
126	Sync Pulse to Daisy Chain Default Time Slot 2	$t_{TIMESLOT\_DC2}$	—	$768 / f_{OSC}$	—	s	(7)
127	Sync Pulse to Daisy Chain Default Time Slot 3	$t_{TIMESLOT\_DC3}$	—	$1400 / f_{OSC}$	—	s	(7)
128	Sync Pulse to Daisy Chain Programming Time Slot	$t_{TIMESLOT\_DCP}$	—	$186 / f_{OSC}$	—	s	(7)
129	Data Interpolation Latency (Figure 35, Figure 36)	t_{LAT_INTERP}	$64 / f_{OSC}$	—	$65 / f_{OSC}$	s	(7)
130	Data Setup Time - Synchronous Mode (Figure 36)	$t_{DATASETUP\_synch}$	$48 / f_{OSC}$	—	$56 / f_{OSC}$	s	(7)
131	Data Setup Time - Double Sample Rate Mode (Figure 37)	$t_{DATASETUP\_double}$	$48 / f_{OSC}$	—	$60 / f_{OSC}$	s	(7)
132	Data Setup Time - 16-bit Resolution Mode (Figure 39)	$t_{DATASETUP\_16}$	$48 / f_{OSC}$	—	$60 / f_{OSC}$	s	(7)
	Programming Mode Timing						
133	Programming Mode Sync Pulse Period	$t_{S-S\_PM\_L}$	495	500	505	µs	(7)
134	Programming Mode Command Timeout	$t_{PM\_TIMEOUT}$	—	$4 * t_{S-S\_PM}$	—	µs	(7)
135	OTP Write Command to $V_{CC} = V_{PP}$	t_{PROG_HOLD}	—	—	20	µs	(7)
136	OTP Write CMD Response to OTP programming start	t_{PROG_DELAY}	—	—	40	ms	(7)
137	Time to program the OTP User Array	t_{PROG_ARRAY}	70	—	—	ms	(7)

MMA52xxLW

2.7 Dynamic Electrical Characteristics - Signal Chain

$V_L \leq (V_{CC} - V_{SS}) \leq V_H$, $T_L \leq T_A \leq T_H$, $\Delta T \leq 25$ K/min, unless otherwise specified

#	Characteristic	Symbol	Min	Typ	Max	Units	
138	Internal Oscillator Frequency *	f_{OSC}	3.80	4	4.20	MHz	(1)
139	DSP Low-Pass Filter (Note15) Cutoff frequency LPF0 (referenced to 0 Hz) *	f_{C_LPF0}	—	400	—	Hz	(7)
140	Filter Order LPF0 *	O_{LPF0}	—	3	—	1	(7)
141	Cutoff frequency LPF1 (referenced to 0 Hz) *	f_{C_LPF1}	—	400	—	Hz	(7)
142	Filter Order LPF1 *	O_{LPF1}	—	4	—	1	(7)
143	DSP Offset Cancellation Low-Pass Filter (Note 15) Offset Cancellation Low-Pass Filter Input Sample Rate	$t_{OC\_SampleRate}$	—	256	—	µs	(7)
144	Stage 1 Cutoff frequency, Startup Phase 1	f_{C_OC10}	—	10.0	—	Hz	(7)
145	Stage 1 Filter Order, Startup Phase 1	O_{OC10}	—	1	—	1	(7)
146	Stage 2 Cutoff frequency, Startup Phase 1	f_{C_OC03}	—	0.300	—	Hz	(7)
147	Stage 2 Filter Order, Startup Phase 1	O_{OC03}	—	1	—	1	(7)
148	Cutoff frequency, Option 0	f_{C_OC0}	—	0.100	—	Hz	(7)
149	Filter Order, Option 0	O_{OC0}	—	1	—	1	(7)
150	Offset Cancellation Output Update Rate (8-Bit Mode)	$t_{OffRate\_8}$	—	f_{OSC} / 2e6	—	s	(7)
151	Offset Cancellation Output Step Size (8-Bit Mode)	OFF_{Step_8}	—	0.125	—	LSB	(7)
152	Offset Cancellation Output Update Rate (10-Bit Mode)	$t_{OffRate\_10}$	—	f_{OSC} / 2e6	—	s	(7)
153	Offset Cancellation Output Step Size (10-Bit Mode)	OFF_{Step_10}	—	0.5	—	LSB	(7)
154	Offset Monitor Update Frequency	$OFFMON_{OSC}$	—	f_{OSC}/2000	—	Hz	(7)
155	Offset Monitor Count Limit	$OFFMON_{CNTLIMIT}$	—	4096	—	1	(7)
156	Offset Monitor Counter Size	$OFFMON_{CNTSIZE}$	—	8192	—	1	(7)
157	Sensing Element Natural Frequency ±60g	f_{gcell_X60}	12651	—	13871	Hz	(9)
158	±120g	f_{gcell_X120}	12651	—	13871	Hz	(9)
159	±240g	f_{gcell_X240}	26000	—	28700	Hz	(9)
160	±480g	f_{gcell_X480}	26000	—	28700	Hz	(9)
161	Sensing Element Rolloff Frequency (-3 db) ±60g	f_{gcell_X60}	938	—	2592	Hz	(9)
162	±120g	f_{gcell_X120}	938	—	2592	Hz	(9)
163	±240g	f_{gcell_X240}	3952	—	14370	Hz	(9)
164	±480g	f_{gcell_X480}	3952	—	14370	Hz	(9)
165	Sensing Element Damping Ratio ±60g	ζ_{gcell_X60}	2.760	—	6.770	—	(9)
166	±120g	ζ_{gcell_X120}	2.760	—	6.770	—	(9)
167	±240g	ζ_{gcell_X240}	1.260	—	3.602	—	(9)
168	±480g	ζ_{gcell_X480}	1.260	—	3.602	—	(9)
169	Sensing Element Delay (@100 Hz) ±60g	$f_{gcell\_delay\_X60}$	63	—	170	µs	(9)
170	±120g	$f_{gcell\_delay\_X120}$	63	—	170	µs	(9)
171	±240g	$f_{gcell\_delay\_X240}$	13	—	40	µs	(9)
172	±480g	$f_{gcell\_delay\_X480}$	13	—	40	µs	(9)
173	Package Resonance Frequency	$f_{Package}$	100	—	—	kHz	(9)

2.8 Dynamic Electrical Characteristics - Supply and SPI

$V_L \leq (V_{CC} - V_{SS}) \leq V_H$, $T_L \leq T_A \leq T_H$, $\Delta T \leq 25$ K/min, unless otherwise specified

#	Characteristic	Symbol	Min	Typ	Max	Units	
174	Quiescent Current Settling Time (Power Applied to $I_q = I_{IDLE} \pm 2mA$)	t_{SET}	—	—	5	ms	(3)
175	Reset Recovery Internal Delay (After internal POR)	t_{INT_INIT}	—	16000 / f_{OSC}	—	s	(7)
	V_{CC} Micro-cut ($C_{BUF}=C_{REG}=C_{REGA}$=1 µF)						
176	Survival Time (V_{CC} disconnect without Reset, $C_{BUF}=C_{REG}=C_{REGA}$=700 nF)	$t_{VCC\_MICROCUTmin}$	30	—	—	µs	(3)
177	Survival Time (V_{CC} disconnect without Reset, $C_{BUF}=C_{REG}=C_{REGA}$=1 µF)	$t_{VCC\_MICROCUT}$	50	—	—	µs	(3)
178	Reset Time (V_{CC} disconnect above which Reset is guaranteed)	t_{VCC_RESET}	—	—	1000	µs	(3)
	V_{BUF}, Capacitor Monitor Disconnect Time (Figure 10)						
179	POR to first Capacitor Test Disconnect	$t_{POR\_CAPTEST}$	—	12000 / f_{OSC}	—	s	(7)
180	Disconnect Time (Figure 10)	$t_{CAPTEST\_TIME}$	—	1.5	5.0	µs	(7)
181	Disconnect Delay, Asynchronous Mode (Figure 10)	$t_{CAPTEST\_ADLY}$	—	688 / f_{OSC}	—	s	(7)
182	Disconnect Delay, Synchronous Mode (Figure 11)	$t_{CAPTEST\_SDLY}$	—	72 / f_{OSC}	—	s	(7)
	V_{REG}, V_{REGA} Capacitor Monitor						
183	POR to first Capacitor Test Disconnect	$t_{POR\_CAPTEST}$	—	12000 / f_{OSC}	—	s	(7)
184	Disconnect Time	$t_{CAPTEST\_TIME}$	—	6 / f_{OSC}	—	s	(7)
185	Disconnect Rate	$t_{CAPTEST\_RATE}$	—	256 / f_{OSC}	—	s	(7)
	Serial Interface Timing (See Figure 7, $C_{DOUT} \leq 80$ pF, $R_{DOUT} \geq 10$ kΩ)						
186	Clock (SCLK) period (10% of V_{CC} to 10% of V_{CC})	t_{SCLK}	320	—	—	ns	(9)
187	Clock (SCLK) high time (90% of V_{CC} to 90% of V_{CC})	t_{SCLKH}	120	—	—	ns	(9)
188	Clock (SCLK) low time (10% of V_{CC} to 10% of V_{CC})	t_{SCLKL}	120	—	—	ns	(9)
189	Clock (SCLK) rise time (10% of V_{CC} to 90% of V_{CC})	t_{SCLKR}	—	15	40	ns	(9)
190	Clock (SCLK) fall time (90% of V_{CC} to 10% of V_{CC})	t_{SCLKF}	—	15	28	ns	(9)
191	$\overline{CS}$ asserted to SCLK high ($\overline{CS}$ = 10% of V_{CC} to SCLK = 10% of V_{CC})	t_{LEAD}	60	—	—	ns	(9)
192	CS asserted to D_{OUT} valid ($\overline{CS}$ = 10% of V_{CC} to D_{OUT} = 10/90% of V_{CC})	t_{ACCESS}	—	—	60	ns	(9)
193	Data setup time (D_{IN} = 10/90% of V_{CC} to SCLK = 10% of V_{CC})	t_{SETUP}	20	—	—	ns	(9)
194	D_{IN} Data hold time (SCLK = 90% of V_{CC} to D_{IN} = 10/90% of V_{CC})	t_{HOLD_IN}	10	—	—	ns	(9)
195	D_{OUT} Data hold time (SCLK = 90% of V_{CC} to D_{OUT} = 10/90% of V_{CC})	t_{HOLD_OUT}	0	—	—	ns	(9)
196	SCLK low to data valid (SCLK = 10% of V_{CC} to D_{OUT} = 10/90% of V_{CC})	t_{VALID}	—	—	50	ns	(9)
197	SCLK low to $\overline{CS}$ high (SCLK = 10% of V_{CC} to $\overline{CS}$ = 90% of V_{CC})	t_{LAG}	60	—	—	ns	(9)
198	$\overline{CS}$ high to D_{OUT} disable ($\overline{CS}$ = 90% of V_{CC} to D_{OUT} = Hi Z)	$t_{DISABLE}$	—	—	60	ns	(9)
199	CS high to CS low ($\overline{CS}$ = 90% of V_{CC} to $\overline{CS}$ = 90% of V_{CC})	t_{CSN}	1000	—	—	ns	(9)

1. Parameters tested 100% at final test.
2. Parameters tested 100% at wafer probe.
3. Verified by characterization
4. * Indicates critical characteristic.
5. Verified by qualification testing.
6. Parameters verified by pass/fail testing in production.
7. Functionality guaranteed by modeling, simulation and/or design verification. Circuit integrity assured through IDDQ and scan testing. Timing is determined by internal system clock frequency.
8. N/A.
9. Verified by simulation.
10. N/A.
11. Measured at V_{CC} pin; V_{SYNC} guaranteed across full V_{IDLE} range.
12. Self-Test repeats on failure up to a ST_RPT_{MAX} times before transmitting Sensor Error Message.
13. N/A.
14. Thermal resistance between the die junction and the exposed pad; cold plate is attached to the exposed pad.
15. Filter cutoff frequencies are directly dependent upon the internal oscillator frequency.

**Figure 5. Sync Pulse Characteristics**

Figure 6. Powerup Timing

Figure 7. Serial Interface Timing

3 Functional Description

3.1 User Accessible Data Array

A user accessible data array allows for each device to be customized. The array consists of an OTP factory programmable block, an OTP user programmable block, and read only registers for device status. The OTP blocks incorporate independent error detection circuitry for fault detection (reference Section 3.2). Portions of the factory programmable array are reserved for factory-programmed trim values. The user accessible data is shown in Table 3.

Table 3. User Accessible Data

Byte Addr (XLong Msg)	Register	Nibble Addr (Long Msg)	Bit Function 7	6	5	4	Nibble Addr (Long Msg)	Bit Function 3	2	1	0	Type
$00	SN0	$01	SN[7]	SN[6]	SN[5]	SN[4]	$00	SN[3]	SN[2]	SN[1]	SN[0]	
$01	SN1	$03	SN[15]	SN[14]	SN[13]	SN[12]	$02	SN[11]	SN[10]	SN[9]	SN[8]	
$02	SN2	$05	SN[23]	SN[22]	SN[21]	SN[20]	$04	SN[19]	SN[18]	SN[17]	SN[16]	F, R
$03	SN3	$07	SN[31]	SN[30]	SN[29]	SN[28]	$06	SN[27]	SN[26]	SN[25]	SN[24]	
$04	DEVCFG1	$09	0	0	1	0	$08	AXIS	RNG[2]	RNG[1]	RNG[0]	
$05	DEVCFG2	$0B	LOCK_U	PCM	SYNC_PD	LATENCY	$0A	DATASIZE	BLANKTIME	P_CRC	BAUD	
$06	DEVCFG3	$0D	TRANS_MD[1]	TRANS_MD[0]	LPF[1]	LPF[0]	$0C	TIMESLOTB[9]	TIMESLOTB[8]	TIMESLOTA[9]	TIMESLOTA[8]	
$07	DEVCFG4	$0F	TIMESLOTA[7]	TIMESLOTA[6]	TIMESLOTA[5]	TIMESLOTA[4]	$0E	TIMESLOTA[3]	TIMESLOTA[2]	TIMESLOTA[1]	TIMESLOTA[0]	
$08	DEVCFG5	$11	TIMESLOTB[7]	TIMESLOTB[6]	TIMESLOTB[5]	TIMESLOTB[4]	$10	TIMESLOTB[3]	TIMESLOTB[2]	TIMESLOTB[1]	TIMESLOTB[0]	U, R
$09	DEVCFG6	$13	INIT2_EXT	ASYNC	U_DIR[1]	U_DIR[0]	$12	U_REV[3]	U_REV[2]	U_REV[1]	U_REV[0]	
$0A	DEVCFG7	$15	MONTH[3]	MONTH[2]	MONTH[1]	MONTH[0]	$14	YEAR[3]	YEAR[2]	YEAR[1]	YEAR[0]	
$0B	DEVCFG8	$17	UD[2]	UD[1]	UD[0]	DAY[4]	$16	DAY[3]	DAY[2]	DAY[1]	DAY[0]	
$0C	SC	$19	0	TM_B	RESERVED	IDEN_B	$18	OC_INIT_B	IDEF_B	OFF_B	0	R
$0D	MFG_ID	$1B	MFG_ID[7]	MFG_ID[6]	MFG_ID[5]	MFG_ID[4]	$1A	MFG_ID[3]	MFG_ID[2]	MFG_ID[1]	MFG_ID[0]	U, R

Type codes

F: Freescale programmed OTP location

U: User programmable OTP location via PSI5

R: Readable register via PSI5

3.1.1 Device Serial Number Registers

A unique serial number is programmed into the serial number registers of each device during manufacturing. The serial number is composed of the following information:

Bit Range	Content
SN[12:0]	Serial Number
SN[31:13]	Lot Number

Serial numbers begin at 1 for all produced devices in each lot and are sequentially assigned. Lot numbers begin at 1 and are sequentially assigned. No lot will contain more devices than can be uniquely identified by the 13-bit serial number. Depending on lot size and quantities, all possible lot numbers and serial numbers may not be assigned.

The serial number registers are included in the factory programmed OTP CRC verification. Reference Section 3.2.1 for details regarding the CRC verification. Beyond this, the contents of the serial number registers have no impact on device operation or performance, and are only used for traceability purposes.

3.1.2 Factory Configuration Register (DEVCFG1)

The factory configuration register is a factory programmed, read only register which contains user specific device configuration information. The factory configuration register is included in the factory programmed OTP CRC verification.

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
$04	DEVCFG1	0	0	1	0	AXIS	RNG[2]	RNG[1]	RNG[0]
Factory Default		0	0	1	0	0	0	0	0

3.1.2.1 Axis Indication Bit (AXIS)

The axis indication bit indicates the axes of sensitivity as shown below. This bit is factory programmed.

AXIS	Sensitivity Axis
0	X
1	Z

3.1.2.2 Range Indication Bits (RNG[2:0])

The range indication bits are factory programmed and indicate the full-scale range of the device as shown below.

RNG[2]	RNG[1]	RNG[0]	Full-Scale Acceleration Range	g-Cell Design	PSI5 Init Data Transmission (D9) Reference Table 13
0	0	0	Reserved	N/A	0001
0	0	1	±60g	Medium-g	0111
0	1	0	Reserved	N/A	0010
0	1	1	±120 g	Medium-g	1000
1	0	0	Reserved	N/A	0011
1	0	1	±240 g	High-g	1001
1	1	0	Reserved	N/A	0100
1	1	1	±480 g	High-g	1010

3.1.3 Device Configuration 2 Register (DEVCFG2)

Device configuration register 2 is a user programmable OTP register that contains device configuration information.

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
$05	DEVCFG2	LOCK_U	PCM	SYNC_PD	LATENCY	DATASIZE	BLANKTIME	P_CRC	BAUD
Factory Default		0	0	0	0	0	0	0	0

3.1.3.1 User Configuration Lock Bit (LOCK_U)

The LOCK_U bit allows the user to prevent writes to the user configuration array once programming is completed.

If the LOCK_U bit is written to '1' when a PSI5 "Execute Programming of NVM" command is executed, the LOCK_U OTP bit will be programmed. Upon completion of the OTP programming, an OTP readout will be executed, locking the array from future OTP writes. The User Programmable OTP Array Error Detection Verification is also activated (Reference Section 3.2.2).

3.1.3.2 PCM Enable Bit (PCM)

The PCM bit enables the PCM output pin. When the PCM bit is set, the PCM output pin is active and outputs a Pulse Code Modulated signal proportional to the acceleration response. Reference Section 3.5.3.7 for more information regarding the PCM output. When the PCM bit is cleared, the PCM output pin is actively pulled low.

PCM	PCM Output
0	Actively Pulled Low
1	PCM Signal Enabled

3.1.3.3 Sync Pulse Pulldown Enable Bit (SYNC_PD)

The sync pulse pulldown enable bit selects if the sync pulse pulldown is enabled once a sync pulse is detected. Reference Section 4.2.1.2 for more information regarding the sync pulse pulldown.

SYNC_PD	Sync Pulse Pulldown
0	Disabled
1	Enabled

If Daisy Chain Mode is enabled, the Sync Pulse Pulldown is enabled as listed below:

SYNC_PD	Daisy Chain Address Programmed	"Run Mode" Command Received	Daisy Chain Address = '001'	Sync Pulse Pulldown
0	x	x	x	Disabled
1	No	x	x	Enabled
1	Yes	No	x	Disabled
1	Yes	Yes	No	Disabled
1	Yes	Yes	Yes	Enabled

3.1.3.4 Latency Selection Bit (LATENCY)

The latency selection bit selects between one of two data latency methods to accommodate synchronized sampling or simultaneous sampling. Reference Section 4.5 for more information regarding latency and data synchronization.

Latency	Data Latency
0	Simultaneous Sampling Mode (Latency relative to Sync Pulse)
1	Synchronous Sampling Mode (Latency relative to Time Slot)

3.1.3.5 Data Size Selection Bit (DATASIZE)

The data size selection bit selects one of two data lengths for the PSI5 response message as shown below.

DATASIZE	Data Length
0	10 Bits
1	8 Bits

3.1.3.6 PSI5 Sync Pulse Blanking Time Selection Bit (BLANKTIME)

The PSI5 sync pulse blanking time selection bit selects the timing for ignoring sync pulses after successful reception of a sync pulse. Reference Section 4.2.1.1 for details regarding sync pulse detection and blanking.

BLANKTIME	Blanking Time Method
0	Maximum of $t_{SYNC\_OFF\_500}$ or Response Transmission Complete
1	Blanking Time determined by end of response transmission for programmed time slot

3.1.3.7   PSI5 Response Message Error Detection Selection Bit (P_CRC)

The PSI5 response message error detection selection bit selects either even parity, or a 3-Bit CRC for error detection of the PSI5 response message. Reference Section 4.3.3 for details regarding response message error detection.

P_CRC	Parity or CRC
0	Parity
1	CRC

Note: The PSI5 specification recommends parity for data lengths of 10 bits or less.

3.1.3.8   Baud Rate Selection Bit (BAUD)

The baud rate selection bit selects one of two PSI5 baud rates as shown below. Reference Section 2.6 for baud rate timing specifications.

BAUD	Baud Rate
0	Low Baud Rate (125 kBaud)
1	High Baud Rate (190.5 kBaud)

3.1.4   Device Configuration Registers (DEVCFG3, DEVCFG4, DEVCFG5)

Device configuration registers 3, 4, and 5 are user programmable OTP registers which contain device configuration information.

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
$06	DEVCFG3	TRANS_MD[1]	TRANS_MD[0]	LPF[1]	LPF[0]	TIMESLOTB[9]	TIMESLOTB[8]	TIMESLOTA[9]	TIMESLOTA[8]
$07	DEVCFG4	TIMESLOTA[7]	TIMESLOTA[6]	TIMESLOTA[5]	TIMESLOTA[4]	TIMESLOTA[3]	TIMESLOTA[2]	TIMESLOTA[1]	TIMESLOTA[0]
$08	DEVCFG5	TIMESLOTB[7]	TIMESLOTB[6]	TIMESLOTB[5]	TIMESLOTB[4]	TIMESLOTB[3]	TIMESLOTB[2]	TIMESLOTB[1]	TIMESLOTB[0]
Factory Default		0	0	0	0	0	0	0	0

3.1.4.1   PSI5 Transmission Mode Selection Bits (TRANS_MD[1:0])

The PSI5 transmission mode selection bits select the PSI5 transmission mode as shown below.

TRANS_MD[1]	TRANS_MD[0]	Operating Mode	Reference
0	0	Normal Mode (Asynchronous or Parallel, Synchronous)	Section 4.5.1
0	1	Synchronous Double Sample Rate Mode	Section 4.5.1.3
1	0	16-bit Resolution Mode (2 10-bit Responses)	Section 4.5.2
1	1	Daisy Chain Mode	Section 4.5.4

3.1.4.2   Low-Pass Filter Selection Bit (LPF[1:0])

The low-pass filter selection bits select the low-pass filter for the acceleration signal as described below:

LPF[1]	LPF[0]	Low-Pass Filter Selected
0	0	400 Hz, 3-Pole
0	1	400 Hz, 4-Pole
1	0	Reserved
1	1	Reserved

3.1.4.3   TimeSlot Selection Bits (TIMESLOTx[9:0])

The timeslot selection bits select the time slot(s) to be used for data transmission. Reference Section 4.5 for details regarding PSI5 transmission modes and time slots. Accepted time slot values are 0.5 µs to 511.5 µs in 0.5 µs increments. Care must be taken to prevent from programming time slots which violate the PSI5 Version 1.3 specification, or time slots which will cause data contention.

TIMESLOTx[9:0]	ASYNC Bit	Time Slot	Reference
00 0000 0000	0	Default Time Slot ($t_{TIMESLOT\_DFLT}$) from start of Sync Pulse (t_{TRIG})	Section 4.5
	1	Asynchronous Mode	Section 4.5.1.1
Non-Zero	N/A	TimeSlot Definition from start of Sync Pulse (t_{TRIG}) in 0.5µs Increments	Section 4.5

Note: TIMESLOTB is only used for Synchronous Double Sample Rate Mode and 16-Bit Resolution Mode.

3.1.5   Device Configuration Registers 6, 7, and 8 (DEVCFG6, DEVCFG7, DEVCFG8)

Device configuration registers 6, 7 and 8 are user programmable OTP registers which contain device configuration and user specific manufacturing information. The user specific manufacturing information bits have no impact on the performance, but are transmitted during the PSI5 initialization phase 2 in 10-bit mode.

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
$09	DEVCFG6	INIT2_EXT	ASYNC	U_DIR[1]	U_DIR[0]	U_REV[3]	U_REV[2]	U_REV[1]	U_REV[0]
$0A	DEVCFG7	MONTH[3]	MONTH[2]	MONTH[1]	MONTH[0]	YEAR[3]	YEAR[2]	YEAR[1]	YEAR[0]
$0B	DEVCFG8	UD[2]	UD[1]	UD[0]	DAY[4]	DAY[3]	DAY[2]	DAY[1]	DAY[0]
Factory Default		0	0	0	0	0	0	0	0

3.1.5.1   Initialization Phase 2 Data Extension Bit (INIT2_EXT)

The initialization phase 2 data extension bit enables or disables data transmission in data fields D27 through D32 of PSI5 Initialization Phase 2 as shown below.

INIT2_EXT	Description
0	D27 through D32 are set to "0000"
1	D27 through D32 are transmitted as defined in Section 4.4.2.1

3.1.5.2   Asynchronous Mode Bit (ASYNC)

The asynchronous mode bit enables asynchronous data transmission as described in Section 3.1.4.3.

3.1.5.3   User Sensing Direction (U_DIR[1:0])

The user sensing direction registers are user programmable OTP registers which contain the module level sensing direction. This data is transmitted to the main ECU during PSI5 initialization phase 2 in 10-bit mode, as described in Section 4.4.2.1.

U_DIR[1]	U_DIR[0]	Module Sensing Direction As Defined in AKLV27	PSI5 Init Data Transmission (D8) Reference Table 11
0	0	Connector Direction (β)	0000
0	1	Bushing Direction (α)	0100
1	0	Perpendicular to α and β (γ)	1000
1	1	Not used	1100

3.1.5.4   User Product Revision (U_REV[3:0])

The user product revision registers are user programmable OTP registers which contain the module production revision. The device supports up to 16 product revisions. This data is transmitted to the main ECU during PSI5 initialization phase 2 in 10-bit mode, as described in Section 4.4.2.1.

3.1.5.5 User Production Date Information (YEAR[3:0], MONTH[3:0], DAY[4:0])

The user production date information registers are user programmable OTP registers which contain the module production date. The table below shows the relationship between the stored values and the production date.

Programmed Value	Decoded Value	Julian Date Value
YEAR[3:0]	Year	JY[6:0]
0000	2009	0001001
• • •	• • •	• • •
1111	2024	0011000
MONTH[3:0]	Month	JM[3:0]
0000	N/A	0000
0001	January	0001
• • •	• • •	• • •
1100	December	1100
• • •	• • •	• • •
1111	N/A	N/A
DAY[4:0]	Day	JD[4:0]
00000	N/A	00000
00001	Day 1	00001
• • •	• • •	• • •
11111	Day 31	11111

The Julian date value is transmitted to the main ECU during PSI5 initialization phase 2 in 10-bit mode, as described in Section 4.4.2.2.

3.1.5.6 User Specific Data (UD[2:0])

The user specific data bits are user programmable OTP bits. These bits have no impact on device operation or performance.

3.1.6 Status Check Register (SC)

The status check register is a read-only register containing device status information.

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
$0C	SC	0	TM_B	RESERVED	IDEN_B	OC_INIT_B	IDEF_B	OFF_B	0

3.1.6.1 Test Mode Flag (TM_B)

The test mode bit is cleared if the device is in test mode.

TM_B	Operating Mode
0	Test Mode is active
1	Test Mode is not active

3.1.6.2 Internal Data Error Flag (IDEN_B)

The internal data error bit is cleared if a register data error detection mismatch is detected in the user accessible OTP array. A device reset is required to clear the error.

IDEN_B	Error Condition
0	Error detection mismatch in user programmable OTP array
1	No error detected

3.1.6.3 Offset Cancellation Init Status Flag (OC_INIT_B)

The offset cancellation initialization status bit is set once the offset cancellation initialization process is complete, and the filter has switched to normal mode.

OC_INIT_B	Error Condition
0	Offset Cancellation in initialization
1	Offset Cancellation initialization complete (t_{OC1} and t_{OC2} expired)

3.1.6.4 Internal Factory Data Error Flag (IDEF_B)

The internal factory data error bit is cleared if a register data CRC fault is detected in the factory programmable OTP array. A device reset is required to clear the error.

IDEF_B	Error Condition
0	CRC error in factory programmable OTP array
1	No error detected

3.1.6.5 Offset Error Flag (OFF_B)

The offset error flag is cleared if the acceleration signal reaches the offset limit.

OFF_B	Error Condition
0	Offset error detected
1	No error detected

3.1.7 Manufacturer ID (MFG_ID)

The manufacturer ID register is a user programmable OTP register that contains the PSI5 manufacturer ID. The manufacturer ID register has no impact on the performance, but is transmitted during the PSI5 initialization phase 2 in 10-bit mode.

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
$0D	MFG_ID	MFG_ID[7]	MFG_ID[6]	MFG_ID[5]	MFG_ID[5]	MFG_ID[3]	MFG_ID[2]	MFG_ID[1]	MFG_ID[0]
Factory Default		0	0	0	0	0	0	0	0

3.2 OTP Array Error Detection

3.2.1 Factory Programmed OTP Array CRC Verification

The Factory programmed OTP array is verified for errors with a 3-bit CRC. The CRC verification is enabled only when the factory programmed array is locked. The CRC verification uses a generator polynomial of $g(x) = X^3 + X + 1$, with a seed value = '111'.

Once the CRC verification is enabled, the CRC is continuously calculated on all bits in registers $00, $01, $02, $03, and $04 and on the factory programmable device configuration bits with the exception of the factory lock bit. Bits are fed in from right to left (LSB first), and top to bottom (lower addresses first) in the register map. The calculated CRC is then compared against the stored 3 bit CRC. If a CRC error is detected in the OTP array, the IDEF_B bit is cleared in the SC register.

The CRC verification is completed on the memory registers which hold a copy of the fuse array values, not the fuse array values.

3.2.2 User Programmable OTP Array Error Detection

The user programmable OTP array is independently verified for errors. The Error Detection is enabled only when the LOCK_U bit in the user data register array is set.

When a PSI5 Programming Mode "Execute Programming of NVM" command is received and the LOCK_U bit is set, the device calculates the error detection code and writes the code to NVM, enabling the Error Detection.

Once the error detection is enabled, the error detection code is continuously calculated on all bits in registers $05, $06, $07, $08, $09, $0A, $0B and $0D with the exception of the LOCK_U bit. The calculated code is then compared against the stored error code. If a mismatch is detected, the IDEN_B bit is cleared in the SC register.

The error detection is completed on the memory registers which hold a copy of the fuse array values, not the fuse array values.

3.3 Voltage Regulators

The device derives its internal supply voltage from the V_{CC} and V_{SS} pins. Separate internal voltage regulators are used for the analog (V_{REGA}) and digital circuitry (V_{REG}). The analog and digital regulators are supplied by a buffer regulator (V_{BUF}) to provide immunity from EMC and supply dropouts on V_{CC}. External filter capacitors are required, as shown in Figure 1.

The voltage regulator module includes voltage monitoring circuitry which holds the device in reset following power-on until the internal voltages have increased above the undervoltage detection thresholds. The voltage monitor asserts internal reset when the external supply or internally regulated voltages fall below the undervoltage detection thresholds. A reference generator provides a reference voltage for the $\Sigma\Delta$ converter.

Figure 8. Voltage Regulation and Monitoring

3.3.1 V$_{BUF}$, V$_{REG}$, and V$_{REGA}$ Regulator Capacitor

The internal regulators require an external capacitor between each of the regulator pins (V$_{BUF}$, V$_{REG}$, or V$_{REGA}$) and the associated the V$_{SS}$ / V$_{SSA}$ pin for stability. Figure 1 shows the recommended types and values for each of these capacitors.

3.3.2 V$_{CC}$, V$_{BUF}$, V$_{REG}$, and V$_{REGA}$ Undervoltage Monitor

A circuit is incorporated to monitor the supply voltage (V$_{CC}$) and all internally regulated voltages (V$_{BUF}$, V$_{REG}$, and V$_{REGA}$). If any of internal regulator voltages fall below the specified undervoltage thresholds in Section 2, the device will be reset. If V$_{CC}$ falls below the specified threshold, PSI5 transmissions are terminated for the present response. Once the supply returns above the threshold, the device will respond to the next detected sync pulse. Reference Figure 9.

Figure 9. V$_{CC}$ Micro-Cut Response

3.3.3 V_BUF, V_REG, and V_REGA Capacitance Monitor

A monitor circuit is incorporated to ensure predictable operation if the connection to the external V_{BUF}, V_{REG}, or V_{REGA}, capacitor becomes open.

In asynchronous mode, the V_{BUF} regulator is disabled $t_{CAPTEST\_ADLY}$ seconds after each data transmission for a duration of $t_{CAPTEST\_TIME}$ seconds. If the external capacitor is not present, the regulator voltage will fall below the internal reset threshold, forcing a device reset.

In synchronous mode, the V_{BUF} regulator is disabled $t_{CAPTEST\_SDLY}$ seconds after each sync pulse for a duration of $t_{CAPTEST\_TIME}$ seconds. If the external capacitor is not present, the regulator voltage will fall below the internal reset threshold, forcing a device reset.

The V_{REG} and V_{REGA} regulators are disabled at a continuous rate ($t_{CAPTEST\_RATE}$), for a duration of $t_{CAPTEST\_TIME}$ seconds. If either external capacitor is not present, the associated regulator voltage will fall below the internal reset threshold, forcing a device reset.

**Figure 10. V_BUF Capacitor Monitor - Asynchronous Mode**

**Figure 11. V_BUF Capacitor Monitor - Synchronous Mode**

MMA52xxLW

22   Freescale Semiconductor, Inc.

**Figure 12. V$_{REG}$ Capacitor Monitor**

Figure 13. V$_{REGA}$ Capacitor Monitor

3.4   Internal Oscillator

A factory trimmed oscillator is included as specified in Section 2.

3.5 Acceleration Signal Path

3.5.1 Transducer

The transducer is an overdamped mass-spring-damper system defined by the following transfer function:

where:

$$H(s) = \frac{\omega_n^2}{s^2 + 2 \cdot \xi \cdot \omega_n \cdot s + \omega_n^2}$$

ζ = Damping Ratio

ω_n = Natural Frequency = $2 * \Pi * f_n$

Reference Section 2.7 for transducer parameters.

3.5.2 $\Sigma\Delta$ Converter

A sigma delta modulator converts the differential capacitance of the transducer to a 1 MHz data stream that is input to the DSP block.


Figure 14. $\Sigma\Delta$ Converter Block Diagram

3.5.3 Digital Signal Processing Block

A Digital Signal Processing (DSP) block is used to perform signal filtering and compensation. A diagram illustrating the signal processing flow within the DSP block is shown in Figure 15.


Figure 15. Signal Chain Diagram

MMA52xxLW

Table 4. Signal Chain Characteristics

	Description	Sample Time (μs)	Data Width (Bits)	Over Range (Bits	Signal Width (Bits)	Signal Noise (Bits)	Signal Margin (Bits)	Typical Block Latency	Reference
A	SD	1	1		1			203/f_osc	Section 3.5.2
B	SINC Filter	16	20		13				Section 3.5.3.2
C	Low-Pass Filter	16	26	4	10	3	9	Reference Section 3.5.3.2	Section 3.5.3.2
D	Compensation	16	26	4	10	3	9	68/f_osc	
E	Down Sampling	16	26	4	10	3	9		
F	High Pass Filter	16	26	4	10	3	9	Reference Section 3.5.3.3	Section 3.5.3.3
G	DSP Sampling / 10-Bit Output Scaling	16			10			4/f_osc	Section 3.5.3.5
H	Interpolation	1			10			64/f_osc	Section 3.5.3.5

3.5.3.1   Decimation Sinc Filter

The serial data stream produced by the $\Sigma\Delta$ converter is decimated and converted to parallel values by a 3rd order 16:1 sinc filter with a decimation factor of 16.

$$H(z) = \left[\frac{1 - z^{-16}}{16 \times (1 - z^{-1})} \right]^3$$

Figure 16. Sinc Filter Response, t_S = 16 μs