

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







## Freescale Semiconductor

**Technical Data** 

Digital Dual Axis Micromachined Accelerometer

The MMA62XXEG is a two-axis member of Freescale's family of SPI-compatible accelerometers. These devices incorporate digital signal processing for filtering, trim and data formatting.

#### **Features**

- Available in ±20/20g, ±50/50g, or ±100/100g versions. Additional g-ranges between 20 and 100g may be available upon request
- · Full-scale range is independently specified for each axis
- 400 Hz low-pass filter, 0.1 Hz high-pass filter, 4-pole, 16  $\mu$ s sample time, additional filter options are available
- · Ratiometric analog voltage output
- 10-bit digital signed data output
- SPI-compatible serial interface
- Capture/hold input for system-wide synchronization support
- · 3.3 or 5 V single supply operation
- On-chip temperature sensor and voltage regulator
- · Bidirectional internal self-test
- Minimal external component requirements
- Pb-free 20-pin SOIC package
- Automotive AEC-Q100 qualified

#### **Typical Applications**

- · Crash detection (Airbag)
- Impact and vibration monitoring
- Shock detection

Document Number: MMA6222EG

Rev 1, 10/2008


**√RoHS** 

# MMA6222EG MMA6255EG MMA621010EG

2-AXIS SPI-COMPATIBLE ACCELEROMETER




EG SUFFIX (Pb-free) 20-LEAD SOIC CASE 475A-02



	ORDERING INFORMATION											
Device Name	X-Axis g-Level	Y-Axis g-Level	Temperature Range	Package	Packaging							
MMA6222EG	20	20	-40 to +105°C	475A-02	Tubes							
MMA6222EGR2	20	20	-40 to +105°C	475A-02	Tape & Reel							
MMA6255EG	50	50	-40 to +105°C	475A-02	Tubes							
MMA6255EGR2	50	50	-40 to +105°C	475A-02	Tape & Reel							
MMA621010EG	100	100	-40 to +105°C	475A-02	Tubes							
MMA621010EGR2	100	100	-40 to +105°C	475A-02	Tape & Reel							





Note: If one axis of the MMA62XXEG sensor is expected to be used as a confirmation of the other axis, Freescale recommends that MMA62XXEG used in conjunction with an additional sensing/safing device for each axis.

Figure 1-1 Simplified Airbag Application Diagram

## 1.1 INTRODUCTION

The MMA62XXEG is intended for applications which utilize serial communications as the primary data transfer mechanism. In addition, an analog output with lower accuracy is available.

Device serial number, acceleration range, filter characteristics and status information are available along with acceleration data via the SPI interface. A pair of digital-to-analog converters is enabled to provide ratiometric voltage outputs in addition to the digital acceleration value accessible via the SPI.

#### 1.2 BLOCK DIAGRAM

A block diagram illustrating the major components of the design is shown in Figure 1-2.




Figure 1-2 MMA62XXEG Block Diagram





Figure 1-3 MMA62XXEG DSP Block Diagram NOTE: Models of signal chain are available upon request.


**MMA6222EG** 

## 1.3 PIN FUNCTIONS

The pinout for the MMA62XXEG device is illustrated in Figure 1-4. Pin functions are described below. When self-test is active, the output becomes more positive in both axes if ST1 is cleared, or more negative in both axes if ST1 is set, as described in Section 3.1.1.



N/C: NO INTERNAL CONNECTION



Response to static orientation within 1g field.

Figure 1-4 MMA62XXEG Pinout

#### 1.4 PIN FUNCTION DESCRIPTIONS

## 1.4.1 V<sub>CC</sub>

This pin supplies power to the device. Careful printed wiring board layout and capacitor placement is critical to ensure best performance. An external bypass capacitor between this pin and  $V_{SS}$  is required, as described in Section 1.5.

# 1.4.2 V<sub>SS</sub>

This pin is the power supply return node for the digital circuitry on the MMA62XXEG device.

## 1.4.3 V<sub>SSA</sub>

This pin is the power supply return node for analog circuitry on the MMA62XXAEG device. An external bypass capacitor between this pin and  $V_{CC}$  is required, as described in Section 1.5.

## 1.4.4 C<sub>REG</sub>

This pin is connected to the internal digital circuitry power supply rail. An external filter capacitor must be connected between this pin and  $V_{SS}$ , as described in Section 1.5.

# 1.4.5 C<sub>REGA</sub>

These pins are connected in parallel to the internal analog circuitry power supply rail. One or two external filter capacitors must be connected between these pins and  $V_{\rm SSA}$ , as described in Section 1.5. Two pins are provided to support redundant connection to the printed wiring board assembly. Redundant external capacitors may be connected to these pins for maximum reliability, as described in Section 1.5.

## 1.4.6 C<sub>REF</sub>

These pins are connected in parallel to an internal reference voltage node utilized by the analog circuitry. One or two external filter capacitors must be connected between these pins and  $V_{\rm SSA}$ , as described shown in Section 1.5. Two pins are provided to support redundant connection to the printed wiring board assembly. Redundant external capacitors may be connected to these pins for maximum reliability, as described in Section 1.5.

#### 1.4.7 VPP

This pin should be tied directly to  $V_{SS}$ .

#### 1.4.8 SCLK

This input pin provides the serial clock to the SPI port. The state of this pin is also used as a qualifier for externally-controlled reset. An internal pull-down device is connected to this pin. This input may be left unconnected unless it is desired to initiate device reset as described in Section 1.4.9.

#### 1.4.9 CS/RESET

This pin provides two functions. When the SPI is enabled, this pin functions as the chip select input for the SPI port. The state of the  $D_{IN}$  pin during low-to-high transitions of SCLK is latched internally and  $D_{OUT}$  is enabled when  $\overline{CS}$  is at a logic low level.

This pin may also be used to initiate a hardware reset. If  $\overline{\text{CS}}$  is held low and SCLK is held high for 512  $\mu\text{s}$ , the internal reset signal is asserted.

An internal pull-up device is connected to this pin.

#### 1.4.10 D<sub>OUT</sub>

This pin functions as the serial data output for the SPI port.

Immediately following device reset,  $D_{OUT}$  is placed in a high impedance state for approximately 800  $\mu$ s. At the end of this time,  $D_{OUT}$  is driven high and a 3ms stabilization delay required by the internal circuitry begins. Reset is reported by the device so the system can be aware of potential difficulties if unexpected resets occur.

## 1.4.11 D<sub>IN</sub>

This pin functions as the serial data input to the SPI.

# 1.4.12 **CAP/HOLD**

When this input pin is low, the SPI acceleration result registers are updated by the DSP whenever a data sample becomes available. Upon a low-to-high transition of  $\overline{CAP/HOLD}$ , the contents of the acceleration result registers are frozen. The result registers will not be updated so long as this pin remains at a logic '1' level. This pin may be tied directly to  $V_{SS}$  if the hold function is not desired.

# 1.4.13 X<sub>OUT</sub>, Y<sub>OUT</sub>

Two Digital-to-Analog Converters (DACs) translate output of the DSP block into voltage levels proportional to the magnitude of the numerical result and ratiometric to  $V_{CC}$ . The DAC outputs have an inherent accuracy of about  $\pm 12\%$ .

#### 1.5 EXTERNAL COMPONENTS

The connections illustrated below are recommended. Careful printed wiring board layout and component placement is essential for best performance. Low ESR capacitors must be connected to C<sub>REG</sub> and C<sub>REGA</sub> pins for the best performance. A grounded land area with solder mask should be placed under the package for improved shielding of the device from external effects. If a land area is not provided, no signals should be routed beneath the package. See Figure 1-1.

# **SECTION 2 PERFORMANCE SPECIFICATION**

## 2.1 MAXIMUM RATINGS

Maximum ratings are the extreme limits to which the device can be exposed without permanently damaging it. The device contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table below. Keep input and output voltages within the range  $V_{SS} \le V \le V_{CC}$ .

Ref	Rating	Symbol	Value	Unit
1	Supply Voltage	V <sub>CC</sub>	-0.3 to +7	V
2	C <sub>REG</sub> , C <sub>REGA</sub> , C <sub>REF</sub>	V <sub>REG</sub>	-0.3 to +3	V
3	$V_{PP}$	V <sub>REG</sub>	-0.3 to +11	V
4	$SCLK, \overline{CS}, D_{IN}, \overline{CAP}/HOLD$	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
5	D <sub>OUT</sub> (high impedance state)	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	٧
6	Current Drain per Pin Excluding V <sub>CC</sub> and V <sub>SS</sub>	1	10	mA
7	Acceleration (without hitting internal g-cell stops)	g <sub>max</sub>	±800	g
8	Powered Shock (six sides, 0.5 ms duration)	g <sub>pms</sub>	±1500	g
9	Unpowered Shock (six sides, 0.5 ms duration)	9 <sub>shock</sub>	±2000	g
10	Drop Shock (to concrete surface)	h <sub>DROP</sub>	1.2	m
11 12 13	Electrostatic Discharge Human Body Model (HBM) Charge Device Model (CDM) Machine Model (MM)	V <sub>ESD</sub> V <sub>ESD</sub> V <sub>ESD</sub>	±2000 ±500 ±200	V V V
14	Storage Temperature Range	T <sub>stg</sub>	-40 to +125	°C

Notes:

## 2.2 OPERATING RANGE

The operating ratings are the limits normally expected in the application and define the range of operation.

Ref	Characteristic	Symbol	Min	Тур	Max	Units	
16 17		V <sub>CC</sub>	V <sub>L</sub> +3.15 +4.75	+3.3 +5.0	V <sub>H</sub> +3.45 +5.25	V	(1 (1
18	Operating Temperature Range	T <sub>A</sub>	T <sub>L</sub> -40	_	T <sub>H</sub> +105	С	(2

- 1. Characterized at all values of V<sub>L</sub> and V<sub>H</sub>. Production test is conducted at typical voltage unless otherwise noted.
- 2. Parameters tested 100% at final test.

<sup>1.</sup> Verified by characterization, not tested in production.

#### **ELECTRICAL CHARACTERISTICS** 2.3

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, |\Delta T_A| < 4 \, \, \text{K/min unless otherwise specified}$ 

Ref	Characteristic	Symbol	Min	Тур	Max	Units	
19	Supply Current Drain $V_{CC} = 5.25 \text{ V}, t_S = 16 \mu \text{s}$ #	I <sub>DD</sub>	_	_	9.5	mA	(2)
20 21 22 23	Power-On Recovery Threshold (See Figure 2-1)  V <sub>CC</sub> C <sub>REG</sub> C <sub>REGA</sub> C <sub>REF</sub>	V <sub>POR_N</sub> V <sub>POR_N</sub> V <sub>POR_N</sub> V <sub>POR_N</sub>	2.77 1.80 2.18 1.11	_ _ _ _	3.15 2.32 2.50 1.29	V V V	(2) (2) (2) (2)
24 25 26 27	Power-On Reset Threshold (See Figure 2-1)  V <sub>CC</sub> C <sub>REG</sub> C <sub>REGA</sub> C <sub>REF</sub>	V <sub>POR_A</sub> V <sub>POR_A</sub> V <sub>POR_A</sub> V <sub>POR_A</sub>	2.77 1.80 2.18 1.11	_ _ _	2.95 2.10 2.31 1.19	V V V	(2) (2) (2) (2)
28 29 30 31	Hysteresis (VPOR_N - VPOR_A, See Figure 2-1)  V <sub>CC</sub> C <sub>REG</sub> C <sub>REGA</sub> C <sub>REF</sub>	V <sub>HYST</sub> V <sub>HYST</sub> V <sub>HYST</sub> V <sub>HYST</sub>	0 0 0 0	_ _ _ _	388 300 261 150	mV mV mV	
32	Minimum Functional Voltage (See Figure 2-1)	V <sub>DACU</sub>	_	_	2.0	V	(2)
33 34 35	Internally Regulated Voltages  C <sub>REG</sub> C <sub>REGA</sub> (3)  C <sub>REF</sub> *	V <sub>DD</sub> V <sub>2.5</sub> V <sub>REF</sub>	2.42 2.42 1.20	2.50 2.50 1.25	2.58 2.58 1.29	V V V	(1) (1) (1)
36 37	External Filter Capacitor (C <sub>REG</sub> , C <sub>REGA</sub> ) Value ESR (including interconnect resistance)	C <sub>REG</sub> ESR	800 —	1000	 200	nF mΩ	(2) (2)
38 39	Power Supply Coupling (4) Digital output Analog output		_	_	0.004	digit/mv	(2) (2)
39	Arialog output	See Figure 2-2				(2)	
40 41 42 43	Digital Sensitivity (D <sub>OUT</sub> )  20 g Range  35 g Range  50 g Range  100 g Range  * Sensitivity Error	SENS SENS SENS SENS	_ _ _ _	0.04097 0.0717 0.1024 0.2048		g/digit g/digit g/digit g/digit	(1)(5) (1)(5) (1)(5) (1)(5)
44 45	T <sub>A</sub> = 25°C * $-40°C \le T_A \le 105°C$	ΔSENS ΔSENS	-4 -4		+4 + <b>4</b>	% %	(1)(5) (1)(5)

- 1. Parameters tested 100% at final test.
- 2. Verified by characterization, not tested in production.
- Tested at V<sub>CC</sub> = V<sub>L</sub> and V<sub>CC</sub> = V<sub>H</sub>.
   Power supply ripple at frequencies greater than 900 kHz should be minimized to the greatest extent possible.
- 5. Devices are trimmed at 100 Hz with 1000 Hz low pass filter selected.
- (#) Indicates a FSL significant parameter (CPK > 1.33).
- (\*) Indicates a FSL critical parameter (CPK > 1.67).

# 2.3 ELECTRICAL CHARACTERISTICS (CONTINUED)

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, |\Delta T_A| < 4 \, \, \text{K/min unless otherwise specified}$ 

Ref	Characteristic		Symbol	Min	Тур	Max	Units	
46 47 48 49	Analog Sensitivity (X <sub>OUT</sub> , Y <sub>OUT</sub> ) 20 g Range 35 g Range 50 g Range 100 g Range Sensitivity Error	* * *	ASENS ASENS ASENS ASENS	_ _ _ _	23.4 13.40 9.37 4.68.	_ _ _ _	mV/V/g mV/V/g mV/V/g mV/V/g	(1) (1) (1) (1)
50 51	T <sub>A</sub> = 25°C -40°C ≤ T <sub>A</sub> ≤ 105°C	*	ΔSENS ΔSENS	-16 -16	_ _	+16 +16	% %	(1) (1)
52 53	Offset at 0 g (High-pass filter disabled) 10-bits, signed Analog output trimmed for digital operation	*	D <sub>OUT</sub> A <sub>OUT</sub>	-40 0.44 × V <sub>CC</sub>	0 0.5 × V <sub>CC</sub>	+40 0.56 × V <sub>CC</sub>	digit V	(1) (1)
54 55 56 57 58 59 60	Range of Output (D <sub>OUT</sub> , 10 bits, signed) Normal Positive Acceleration Overflow Code Positive Acceleration Overrange Code Negative Acceleration Underrange Code Negative Acceleration Underlfow Code Unused Code Unused Code		RANGE OFS ORS URS UFS UNUSED UNUSED	-509 — — — —	— 510 509 -510 -511 511 -512	508 — — — — —	digit digit digit digit digit digit digit	(5) (5) (5) (5) (5) (5) (5)
61 62 63 64	Output value on overrange 20 g Range 35 g Range 50 g Range 100 g Range		90VER 90VER 90VER 90VER	+20.0 +35.0 +50.0 +100.1	+20.9 +36.6 +52.1 +104.3	+22.1 +38.7 +55.3 +110.5	g g	(2)
65 66 67 68	Output value on underrange 20 g Range 35 g Range 50 g Range 100 g Range		9under 9under 9under 9under	-20.1 -35.1 -50.0 -100.1	-20.9 -36.6 -52.2 -104.5	-22.2 -38.8 -55.4 -110.7	g g g	
69	Maximum acceleration without saturation of internal circuitry All ranges		9sat	-200	_	+200	g	(2)
70	Nonlinearity		NL <sub>OUT</sub>	-1	_	1	% FSR	(2)
71	Noise (1Hz-1kHz)		n <sub>SD</sub>	_	_	1.1	mg/√Hz	(2)
72 73	Positive Self Test Output Change $(D_{OUT}, digital)$ $T_A = 25^{\circ}C$ $-40^{\circ}C \le T_A \le 105^{\circ}C$ $(X_{OUT}, Y_{OUT}, analog)$	*	ΔST ΔST	67 62	72 72	77 82	digit digit	(1) (1)
74 75	T <sub>A</sub> = 25°C -40°C ≤ T <sub>A</sub> ≤ 105°C	*	ΔST ΔST	10 10	_ _	18 18	% FS % FS	(1) (1)

- 1. Parameters tested 100% at final test.
- 2. Verified by characterization, not tested in production.
- 5. Functionality verified 100% via scan.
- (\*) Indicates a FSL critical parameter (CPK > 1.67).

# **ELECTRICAL CHARACTERISTICS (CONTINUED)**

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, |\Delta T_A| < 4 \, \, \text{K/min unless otherwise specified}$ 

Ref	Characteristic	Symbol	Min	Тур	Max	Units	
76 77 78	Negative Self Test Output Change $(D_{OUT}, digital)$ $T_A = 25^{\circ}C$ $-40^{\circ}C \le T_A \le 105^{\circ}C$ $(X_{OUT}, Y_{OUT}, analog)$ $T_A = 25^{\circ}C$	ΔST ΔST	-78 -82 -18	-72 -72 —	-66 -62 -10	digit digit % FS	(6) (6) (6)
80 81 82 83	-40°C ≤ T <sub>A</sub> ≤ 105°C  Cross-Axis Sensitivity V <sub>ZX</sub> V <sub>YX</sub> V <sub>ZY</sub> V <sub>XY</sub>	V <sub>ZX</sub> V <sub>YX</sub> V <sub>ZY</sub> V <sub>XY</sub>	-18 -4 -4 -4 -4		-10 +4 +4 +4 +4	% FS % % %	(6) (6) (6) (6) (6)
84 85 86 87 88	DAC Characteristics ( $X_{OUT}$ , $Y_{OUT}$ ) Minimum Output Level, $I_{OUT}$ = -200 $\mu$ A Maximum Output Level, $I_{OUT}$ = 200 $\mu$ A Offset Error Gain Error Differential Nonlinearity Integral Nonlinearity	AV <sub>LOW</sub> AV <sub>HIGH</sub> OFST GERR DNL	 V <sub>CC</sub> - 0.25 -0.2 -0.3 -2	_ _ _	0.25 	V V %FSR %FSR digit	(2) (2) (2) (2) (2) (2)
89 90	$T_A = 25^{\circ}C$ $-40^{\circ}C \le T_A \le 105^{\circ}C$	INL INL	-3 -3.5	_ _	+3 +3.5	digit digit	(2) (6)
91 92	Output High Voltage $D_{OUT}$ ( $I_{Load}$ = -100 $\mu$ A) 3.15 V $\leq$ ( $V_{CC}$ - $V_{SS}$ ) $\leq$ 3.45 V 4.75 V $\leq$ ( $V_{CC}$ - $V_{SS}$ ) $\leq$ 5.25 V	V <sub>OH</sub> V <sub>OH</sub>	3.25 3.75	_	=	V V	(2)
93 94	Output Low Voltage $D_{OUT}$ , $(I_{Load} = 100 \ \mu A)$ 3.15 V $\leq$ (V <sub>CC</sub> - V <sub>SS</sub> ) $\leq$ 3.45 V 4.75 V $\leq$ (V <sub>CC</sub> - V <sub>SS</sub> ) $\leq$ 5.25 V	V <sub>OL</sub> V <sub>OL</sub>	_		0.4 0.4	V	(2)
95 96	Output Loading (D <sub>OUT</sub> ) Load Resistance Load Capacitance	Z <sub>OUT</sub> C <sub>OUT</sub>	47 —	_	 35	kΩ pF	(6) (6)
97 98	Output Loading (X <sub>OUT</sub> , Y <sub>OUT</sub> ) Load Resistance Load Capacitance	Z <sub>OUT</sub> C <sub>OUT</sub>	25 —	_ _	<u> </u>	kΩ pF	(6) (6)
99 100	Input High Voltage CS/RESET, SCLK, $D_{IN}/ST$ , $\overline{CAP}/HOLD$ 3.15 $V \le (V_{CC} - V_{SS}) \le 3.45 V$ 4.75 $V \le (V_{CC} - V_{SS}) \le 5.25 V$	V <sub>IH</sub> V <sub>IH</sub>	1.5 2.5			V	(2) (2)
101 102	Input Low Voltage $\overline{\text{CS}}/\text{RESET}$ , SCLK, $D_{\text{IN}}/\text{ST}$ , $\overline{\text{CAP}}/\text{HOLD}$ 3.15 V $\leq$ (V <sub>CC</sub> - V <sub>SS</sub> ) $\leq$ 3.45 V 4.75 V $\leq$ (V <sub>CC</sub> - V <sub>SS</sub> ) $\leq$ 5.25 V	V <sub>IL</sub> V <sub>IL</sub>			0.85 1.0	V V	(2) (2)
103 104	Input Current High (at V <sub>IH</sub> ) SCLK, D <sub>IN</sub> , CAP/HOLD V <sub>PP</sub> /TEST (internal pulldown resistor) Low (at V <sub>IL</sub> )	I <sub>IH</sub> R <sub>IN</sub>	-30 190	-50 270	-260 350	μA kΩ	(2)
105 Note:	CS/RESET	I <sub>IL</sub>	30	50	260	μΑ	(2)

Parameters tested 100% at final test.
 Verified by characterization, not tested in production.
 Parameters tested 100% at unit probe.

# 2.4 CONTROL TIMING

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, |\Delta T_A| < 4 \, \, \text{K/min unless otherwise specified}$ 

Ref	Characteristic	Symbol	Min	Тур	Max	Units	
106	DSP Low-Pass Filter (5) Cutoff frequency (6) DSP Low-Pass Filter		380	400	420	Hz	(1)
107	Cutoff frequency (-3dB, referenced to 0 Hz)		335	353	371	Hz	(1)
108 109	DSP High-Pass Filter Cutoff frequency Filter Order	f <sub>C(HPF)</sub> O <sub>HPF</sub>	0.095 —	0.1 1	0.105 —	Hz 1	(1) (1)
110 111	Power-On Recover <u>y Ti</u> me POR negated to CS low Power applied to X <sub>OUT</sub> , Y <sub>OUT</sub> valid	t <sub>OP</sub>			840 10	μs ms	(1) (2)
112	Internal Oscillator Frequency	fosc	3.8	4.0	4.2	MHz	(3)
113	Clock Monitor Threshold	f <sub>MON</sub>	3.6	_	4.4	MHz	(1)
114	Chip Select to Internal Reset (See Figure 2-3)	t <sub>CSRES</sub>	486	512	538	μS	(1)
115 116 117 118 119 120 121	Serial Interface Timing (See Figure 2-4) Clock period CS asserted to SCLK high Data setup time Data hold time SCLK low to data out SCLK high to CS negated CS negated to CS asserted	tsclk tcsclk tbc tcdin tcdout tchcsh tcsn	120 60 20 10 — 60 526	- - - - -		ns ns ns ns ns ns	(1) (1) (1) (1) (1) (1)
122	DAC Low-Pass Filter Cutoff Frequency	f <sub>C</sub>	5	10	20	kHz	(4)
123	Sensing Element Rolloff Frequency (-3 dB)	BW <sub>GCELL</sub>	_	3	_	kHz	(2)

- 1. Functionality verified 100% via scan. Timing characteristic is directly determined by internal oscillator frequency.
- 2. Verified by characterization, not tested in production.
- 3. Parameters tested 100% at final test.
- 4. Parameters tested 100% at unit probe.
- 5. Devices are trimmed at 100 Hz with 1000 Hz low-pass filter option selected.
- 6. Cutoff frequencies shown are -4dB referenced to 0 Hz response, to correspond with previous specifications.




Figure 2-1 Power-Up Timing




Figure 2-2 Power Supply Coupling - DAC Outputs




Figure 2-3 CS Reset Timing




Figure 2-4 Serial Interface Timing

## **SECTION 3 INTERNAL MODULES**

#### 3.1 ONE-TIME PROGRAMMABLE DATA ARRAY

A 400-bit programmable data array allows each device to be customized. The array interface incorporates parity circuitry for fault detection along with a locking mechanism to prevent unintended changes. Portions of the array are reserved for factory-programmed trim values. Customer accessible data stored in the array are shown in the table below.

Addresses \$00 - \$0D are associated with the programmable data array. A writable register at address \$0E is provided for device control operations. Two read-only registers at addresses \$0F and \$10 provide status information.

Unused bits within the data array are always read as '0' values. Unprogrammed OTP bits are also read as '0' values.

**Table 3-1 Customer Accessible Data** 

Loc	cation				Bit Fu	nction				Time
Address	Register	7	6	5	4	3	2	1	0	Type
\$00	SN0	SN[7]	SN[6]	SN[5]	SN[4]	SN[3]	SN[2]	SN[1]	SN[0]	
\$01	SN1	SN[15]	SN[14]	SN[13]	SN[12]	SN[11]	SN[10]	SN[9]	SN[8]	
\$02	SN2	SN[23]	SN[22]	SN[21]	SN[20]	SN[19]	SN[18]	SN[17]	SN[16]	
\$03	SN3	SN[31]	SN[30]	SN[29]	SN[28]	SN[27]	SN[26]	SN[25]	SN[24]	
\$04	DEVCFG0		Factory Programmed							
\$05	DEVCFG1		Factory Programmed							
\$06	DEVCFG2		Factory Programmed							
\$07	DEVCFG3	Factory Programmed								
\$08	DEVCFG4				Factory Pr	ogrammed				
\$09	DEVCFG5	LOCK2	PAR2	COMP1	COMP0	SPARE	DACEN	AD3	AD2	
\$0A	AXCFG_X	RNG_X[2]	RNG_X[1]	RNG_X[0]	LPF_X[4]	LPF_X[3]	LPF_X[2]	LPF_X[1]	LPF_X[0]	
\$0B	AXCFG_Y	RNG_Y[2]	RNG_Y[1]	RNG_Y[0]	LPF_Y[4]	LPF_Y[3]	LPF_Y[2]	LPF_Y[1]	LPF_Y[0]	
\$0C					Unused					N/A
\$0E	DEVCTL	RES_1	RES_0	CE	Reserved	HPFB	YINV	ST1	ST0	R/W
\$0D	DSPCFG	SPARE	SPARE	INTERP	OVLD	SD	HPFD	HPFSEL	OFMON	F
\$0F	TEMP	TEMP[7]	TEMP[6]	TEMP[5]	TEMP[4]	TEMP[3]	TEMP[2]	TEMP[1]	TEMP[0]	
\$10	DEVSTAT	IDE	OSCF	DEVINIT	TF	HPF	OFF_Y	OFF_X	DEVRES	R
\$11	COUNT	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	
Type codes		•	•		•	•				

Type codes

F: Factory programmed OTP location

R: Read-only register R/W: Read/write register N/A: Not applicable

# 3.1.1 DEVICE CONTROL REGISTER (DEVCTL)

A read-write register at address \$0E supports a number of device control operations as described below. Reserved bits within DEVCTL are always read as logic '0' values.

Table 3-2 Device Control Register

Address	Register				В	it						
Address	riegistei	7	6	5	4	3	2	1				
\$0E	DEVCTL	RES1	RES0	CE	Reserved	HPFB	YINV	ST1	ST0			

#### 3.1.1.1 Reset Control (RES\_1, RES\_0)

A specific series of three write operations involving these two bits will cause the internal digital circuitry to be reset. The state of the remaining bits in the DEVCTL register do not affect the reset sequence, however any write operation involving this register in which both RES 1 and RES 0 are cleared will terminate the sequence.

To reset the internal digital circuitry, the following register write operations must be performed in the order shown:

- Set RES1. RES0 must remain cleared.
- Set RES1 and RES0.
- Clear RES1 and set RES0.

RES1 and RES0 are always read as logic '0' values. After reset sequence has been completed DEVCTL register will read 0X00. It should be noted that after a reset or power-cycle sequence is completed the DEVCTL register reset to the value 0X00.

#### 3.1.1.2 Clear Error (CE)

Setting this bit to a logic '1' state will clear transient error status conditions. It is necessary to either set this bit or perform a device reset if an error condition has been reported by the device before acceleration data transfer can be resumed. The device reset condition may be cleared only after device initialization has completed.

Error conditions and classification are described in Section 4.2.

The state of this bit is always read as logic '0'.

#### 3.1.1.3 High-Pass Filter Bypass (HPFB)

Setting this bit will remove the high-pass filter from the signal chain within the DSP block. The state of this bit is indicated when DEVCTL is read. This bit is always cleared following reset.

The state of the high-pass filter is frozen when this bit is at a logic '1' level.

#### 3.1.1.4 Self-Test Control (ST1, ST0)

Bidirectional self-test control is provided through manipulation of these bits. ST1 controls direction while ST0 enables and disables the self-test circuitry. ST1 and ST0 are always cleared following internal reset. When ST0 is set, the high-pass filter is bypassed and the values within the high-pass filter are frozen. Both axes are affected simultaneously by the state of these bits. If the offset monitor is enabled, self-test activation in a single direction should be limited to less than 30 ms.

The state of the ST0 bit is indicated as part of all acceleration results.

#### 3.1.1.5 Y-Axis Signal Inversion Control (YINV)

This control function is provided as a means to verify operation of the two-channel multiplexor which alternately provides X-axis and Y-axis data to the DSP. An inverter block and multiplexor at the Y-axis input to the DSP are controlled by the YINV bit. Setting this bit when ST0 is set has the effect of changing the sign of acceleration in the Y-axis. Operation of the YINV bit is illustrated in Figure 3-1 below. Y-axis inversion may be selected only during self-test; the state of this bit has no effect when ST0 is cleared.




Figure 3-1 Y-Axis Inversion Function

Self-test operations controlled by YINV along with ST1 and ST0 are summarized in the following table.

**Table 3-3 Self-Test Control Operations** 

YINV	ST1	ST0	Self-Test	Operation			
TINV	311	310	X-Axis	Y-Axis			
Х	Х	0	Self Test Disabled, Y-Axis Signal Inversion Disabled				
0	0	1	Positive Deflection				
0	1	1	Negative	Deflection			
1	0	1	Positive Deflection Negative Deflect				
1	1	1	Negative Deflection Positive Deflection				

## NOTE:

Offset correction is applied within the DSP, and is not affected by the state of the YINV bit. Consequently, inversion of the Y-axis signal may result in saturation of the Y-axis output value.

Correct operation of the DSP input multiplexor may be confirmed by performing the operations shown in Figure 3-2.




Figure 3-2 DSP Input Multiplexor Verification Flow Chart

#### 3.1.2 Temperature Sensor Value (TEMP)

This read-only register contains a signed value which provides a relative temperature indication. The temperature sensor is uncalibrated and its output for a given temperature will vary from one device to the next. The value in this register increases with temperature.

Table 3-4 Temperature Sensor Value Register

Loc	cation	Bit Function							
Address	Register	7	7 6 5 4 3 2 1						
\$0F	TEMP	TEMP[7]	TEMP[6]	TEMP[5]	TEMP[4]	TEMP[3]	TEMP[2]	TEMP[1]	TEMP[0]

#### 3.1.3 Device Status Register (DEVSTAT)

This read-only register is accessible in all modes.

Table 3-5 Device Status Register

Loc	cation		Bit Function							
Address	Register	7 6 5 4 3 2					2	1	0	
\$10	DEVSTAT	IDE	OSCF	DEVINIT	TF	HPF	OFF_Y	OFF_X	DEVRES	

#### 3.1.3.1 Internal Data Error Flag (IDE)

This flag will be set if a register data parity fault or a marginally programmed fuse is detected. Device reset is required to clear this fault condition. If a parity error is associated with the data stored in the fuse array, this fault condition cannot be cleared. This flag is disabled when the device is in test mode.

**MMA6222EG** 

#### 3.1.3.2 Oscillator Fault Flag (OCSF)

This flag will be set if the primary oscillator and reference oscillator frequencies vary by an amount greater than the specified tolerance. In normal operating mode, an oscillator fault condition will result in  $D_{OLT}$  being driven high when  $\overline{CS}$  is asserted.

#### 3.1.3.3 Device Initialization Flag (DEVINIT)

This flag is set during the interval between negation of internal reset and completion of device initialization. DEVINIT is cleared automatically.

#### 3.1.3.4 Temperature Fault Flag (TF)

This flag is set if the value reported by the on-chip temperature sensor exceeds specified limits. TF may be cleared by writing a logic '1' value to the CE bit in DEVCTL, provided that the fault condition is no longer detected.

#### 3.1.3.5 High-Pass Filter Status (HPF)

This bit is set when a high-pass filter is present in the DSP signal chain when the HPFB bit has been set.

#### 3.1.3.6 Y-Axis Offset Error Flag (OFF\_Y)

## 3.1.3.7 X-Axis Offset Error Flag (OFF\_X)

The offset error flags are set if the associated signal reaches the specified offset limit. These flags may be cleared by writing a logic '1' value to the CE bit in DEVCTL. Offset faults are not reported for 1.5 seconds following reset.

#### 3.1.3.8 Device Reset Flag (DEVRES)

This flag is set during device initialization. A logic '1' must be written to the CE bit in the Device Control register (DEVCTL) to clear this bit.

#### 3.1.4 Counter Register (COUNT)

This read-only register provides the value of a free-running 8-bit counter derived from the primary oscillator. A five-bit prescaler divides the 4 MHz primary oscillator frequency by 32. Thus, the value in the register increases by one count every 8  $\mu$ s, and the counter rolls over every 2.048 ms.

**Table 3-6 Counter Register** 

Location		Bit Function							
Address	Register	7	6	5	4	3	2	1	0
\$11	COUNT	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]

# **SECTION 4 SERIAL COMMUNICATIONS**

Digital data communication with MMA62XXEG is completed through synchronous serial transfers via the SPI port. Conventional SPI protocol is employed, with MMA62XXEG acting as a slave device observing CPOL = 0, CPHA = 0, MSB first. A number of data integrity features are incorporated into the transfer protocol.

#### 4.1 SPI PROTOCOL

#### 4.1.1 Overview

Each transfer is completed through a sequence of two operations, termed phases. During the first phase, the type of transfer and associated control information is transmitted from the SPI master to MMA62XXEG. Data from MMA62XXEG is transmitted during the second phase. Single-level queuing is employed as illustrated in Figure 4-1.




Figure 4-1 Transfer Phase Detail

Any activity on DIN or SCLK is ignored when CS is negated. Consequently, intermediate transfers involving other SPI devices may occur between Phase One and Phase Two.




Figure 4-2 Single-Level Communications Queuing Detail

The first data transmitted by MMA62XXEG following reset is the Request Error message shown below. This occurs because MMA62XXEG transmits during Phase Two and there is no corresponding Phase One for the first transfer.




Figure 4-3 Request Error Frame

#### 4.1.2 Command Format

The following abbreviations are used in the following figures.

Dit Name	Description	Bit Ad	Bit Address		
Bit Name	Description	D <sub>IN</sub>	D <sub>OUT</sub>		
A[4:0]	Register address	12:8	12:8		
D[9:0]	10-bit acceleration data	N/A	9:0		
Acc	Acceleration data indicator	13	13		
AXIS	Axis specifier	14	14		
Р	Parity	N/A	12		
S[1:0]	Status	N/A	11:10		

Commands are transferred from the SPI master to MMA62XXEG. Commands fall into three categories: acceleration data requests, register operations and device test. Acceleration data requests are initiated when bit 13 from the master is set to a logic '1' state. Register operations and device test are when bit 13 is set to logic'0' and are further distinguished by the states of bits 15 and 14.

## 4.1.3 Acceleration Data Transfers

Acceleration data requests are initiated when bit 15 from the master is set to a logic '0' state and bit 13 is set to a logic '1' state. The axis associated with the acceleration to be transferred is determined by  $D_{IN}$  bit 14.




Figure 4-4 Acceleration Command Format

Acceleration data is returned as illustrated below. In addition to the acceleration value, the axis associated with the measurement is indicated in bit 13, while bits 11 and 10 provide status information.




Figure 4-5 Acceleration Command Response




Figure 4-6 Acceleration Command Response, Self-Test Active

## 4.1.4 AXIS Bit

Bit 13 indicates the axis associated with acceleration data, as shown below.

Table 4-1 AXIS Bit Definitions

AXIS	Selected Axis
0	X
1	Y

## 4.1.5 Status Bits

Data bits 11 and 10 convey additional information regarding the acceleration data being transmitted. If an error condition is indicated, bits D9 through D0 contain flags which further describe the nature of the error.

**Table 4-2 STATUS Bit Definitions** 

Statu	ıs Bit	Definition
S1	S0	Deminion
0	0	Not Applicable
0	1	Acceleration Data
1	0	Self-test Data
1	1	Error

The combination S1 = 0, S0 = 0 is never transmitted by MMA62XXEG in response to an acceleration data command.

#### 4.1.6 Acceleration Response Error Status

Several error conditions may be detected and reported in response to an acceleration data command.




Figure 4-7 ND/HE Error Frame

#### 4.1.6.1 ND - No Data Available

Bit 4 will be set to indicate a "No Data" condition if acceleration data is requested while the device is undergoing device initialization following reset. To ensure that an unexpected device reset will always be detectable regardless of the interval at which the sensor is accessed, "No Data" status will be returned in response to the first acceleration data request following device initialization.

#### 4.1.6.2 HE - Hardware Error

A fault has been detected within the MMA62XXEG device. Detectable fault conditions are listed below

- · Device over-temperature
- Offset error
- · Internal parity error

Specific error conditions are indicated in the device status register. The contents of this register are returned in response to a device test operation, as described in Section 4.1.10. Oscillator fault status will be reported only if the internal oscillator is functional but frequency comparison between the primary and reference oscillators fails. If an oscillator fault condition exists, the device will respond as described in Section 4.2.2.2.

#### 4.1.6.3 CNC - Conditions Not Correct

Acceleration data will not be provided when bit 15 of command is detected as logic '1'. The response to such requests is illustrated below. Should a No Data Available or Hardware Error condition also exist, it will be reported as well.




Figure 4-8 CNC Error Frame

## 4.1.7 Non-Acceleration Transfers

Three different types of non-acceleration transfers are supported; register write, register read and device test. Non-acceleration data transfers are initiated when bit 13 from the master is set to a logic '0' state. The operation to be performed is indicated by bits 15 and 14.

		•
Bit 15	Bit 14	Operation
0	0	Unused
0	1	Register Write
1	0	Register Read
1	1	Device Test

**Table 4-3 Non-Acceleration Operations** 

Non-acceleration transfers will always succeed except in the case of oscillator fault, SPI error or request error conditions. Only oscillator failure, SPI error or request error conditions are reported in response to non-acceleration commands. Other error condition are reported as hardware errors in response to acceleration data requests.

# 4.1.8 Register Write Operations

Register write operations are initiated when bits 15 and 13 from the master is set to a logic '0' and bit 14 is set to a logic '1'. Bits 12 through 8 contain a five-bit address, while the last eight bits contain the data value to be written. Only the DEVCTL register is writable. If an attempt is made to write to any register other than DEVCTL, a request error response (see Figure 4-15) will occur.




Figure 4-9 Register Write Command

Response to a register write operation is illustrated below. DEVCTL bits which can be read as logic '1' (HPFB, ST1 and ST0) will be indicated during the last eight clock cycles, as shown.




Figure 4-10 Register Write Command Response

#### 4.1.9 Register Read Operations

Register read operations are initiated when bit 15 from the master is set to a logic '1' state and bits 14 and 13 are driven to a logic low level. The address of the register to be accessed is contained in bits 12 through 8.  $D_{IN}$  bits 7 through 0 are ignored by MMA62XXEG during register read command transfers.




Figure 4-11 Register Read Command

Data read from the selected register is returned in bits 7 through 0, as shown below.




Figure 4-12 Register Read Command Response

**MMA6222EG** 

#### 4.1.10 Device Test Operation

A device test operation is conducted when D<sub>IN</sub> bits 15 and 14 are at a logic high level and bit 13 is driven to a logic low level.




Figure 4-13 Device Test Command

The content of the device status register are transmitted in bits D7 through D0 in response to a device test operation. Refer to Section 3.1.3 for details regarding the device status register




Figure 4-14 Device Test Command Response

Status register bit 0 is set following any device reset. This bit will remain set until explicitly cleared by writing the CE bit in the device control register, as described in Section 3.1.1.

## 4.1.11 Non-Acceleration Request Error

An error condition is indicated if a non-acceleration command is detected and  $D_{IN}$  bits 15 and 14 are both zero, as no operation is specified for this combination.




Figure 4-15 Non-Acceleration Request Error

#### 4.1.12 SPI Error Response

The following conditions detected at  $D_{IN}$  will result in a SPI error. Since the error condition likely indicate a corrupted transfer, the response frame is the same regardless of the state of bit 13 at  $D_{IN}$ .

- SCLK high when CS asserted
- Fewer than 16 rising edges of SCLK detected while CS is asserted
- Greater than 16 rising edges of SCLK detected while CS is asserted
- SCLK high when CS negated

The response to a SPI error condition is shown below.




Figure 4-16 SPI Error Response

## 4.1.13 Initial Response

During initialization phase one, the device does not respond to SPI access attempts. During the second initialization phase, register operations complete normally, however the device will respond to sensor data requests with No Data (ND) status. The first acceleration request following completion of device initialization will also result in a No Data response. This ensures that an unexpected reset will always be detectable, even in systems which poll the device at longer intervals than required for device initialization.

#### 4.2 ERROR CONDITIONS

A number of error conditions may be detected. If an error condition is detected, MMA62XXEG will always transmit an error indicator in place of acceleration data. Error indicators are defined in the following sections.

#### 4.2.1 Error Condition Classification

Error conditions fall into five classes, as described below.

#### 4.2.1.1 Critical Errors

Error condition affects device operation. Critical errors are always reported regardless of other error conditions which may be detected.

#### 4.2.1.2 Initialization

Initialization is a special case condition which occurs after reset until internal circuitry is ready to provide accurate acceleration results. The duration of the initialization period depends upon whether a high-pass filter has been selected or not. If no high-pass filter has been selected, initialization requires approximately 3 ms after power-up. If a high-pass filter has been selected, an additional 200 ms is required. During the device initialization period, this status is reported in response to any acceleration data request, however normal register access operations may be performed.

Device initialization status is cleared automatically.

#### 4.2.1.3 Reset

Reset is also a special case condition. Reset will occur at power-on, as the result of a temporary undervoltage condition, or in response to explicit actions taken by the controller. Upon negation of the internal reset signal, the DEVRES flag in the device status (DEVSTAT) register is set. Because it is critically important that the system can detect any unintended reset condition, this flag may only be cleared by writing a logic '1' to the CE bit in the device control register (DEVCTL) after device initialization has completed.

#### 4.2.1.4 Transient Errors

An error condition which may be the result of a condition which precludes an accurate acceleration measurement but which may not persist. Transient errors are reported in response to acceleration data transfer requests. If a transient error condition has been detected, a logic '1' may be written to the clear error (CE) bit in the device control (DEVCTL) register to clear the associated flag. Should the error condition still exists, the flag will only be cleared momentarily.