## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Document Number: MMA68xx Rev. 7, 01/2016

## **√**RoHS



# MMA68xx, Dual-axis SPI Inertial Sensor

MMA68xx, a SafeAssure solution, is a SPI-based, 2-axis, medium-g, overdamped lateral accelerometer designed for use in automotive airbag systems.


#### Features


- ±20 g to ±120 g full-scale range, independently specified for each axis
- 3.3 V or 5 V single supply operation
- · SPI-compatible serial interface
- 10-bit digital signed or unsigned SPI data output
- Independent programmable arming functions for each axis
- Twelve low-pass filter options, ranging from 50 Hz to 1000 Hz
- Optional offset cancellation with > 6 s averaging period and < 0.25 LSB/s slew rate
- Pb-Free 16-Pin QFN, 6 mm x 6 mm x 1.98 mm package


#### **Referenced Documents**

AEC-Q100, Revision G, dated May 14, 2007 (<u>http://www.aecouncil.com/</u>)

	ORDERING INFORMATION*										
Device	X-axis Range	Y-axis Range	Package	Shipping							
MMA6811BKCW	±60 g	±25 g	98ASA00690D	Tubes							
MMA6813BKCW	±50 g	±50 g	98ASA00690D	Tubes							
MMA6821BKCW	±120 g	±25 g	98ASA00690D	Tubes							
MMA6823BKCW	±120 g	±60 g	98ASA00690D	Tubes							
MMA6825BKCW	±100 g	±100 g	98ASA00690D	Tubes							
MMA6826BKCW	±60 g	±60 g	98ASA00690D	Tubes							
MMA6827BKCW	±120 g	±120 g	98ASA00690D	Tubes							
MMA6811BKTW	±60 g	±25 g	98ASA00090D	Tubes							
MMA6813BKTW	±50 g	±50 g	98ASA00090D	Tubes							
MMA6821BKTW	±120 g	±25 g	98ASA00090D	Tubes							
MMA6823BKTW	±120 g	±60 g	98ASA00090D	Tubes							
MMA6825BKTW	±100 g	±100 g	98ASA00090D	Tubes							
MMA6826BKTW	±60 g	±60 g	98ASA00090D	Tubes							
MMA6827BKTW	±120 g	±120 g	98ASA00090D	Tubes							
MMA6811BKCWR2	±60 g	±25 g	98ASA00690D	Tape & Reel							
MMA6813BKCWR2	±50 g	±50 g	98ASA00690D	Tape & Reel							
MMA6821BKCWR2	±120 g	±25 g	98ASA00690D	Tape & Reel							











ORDE	ring info	RMATION	* (continued)	
MMA6823BKCWR2	±120 g	±60 g	98ASA00690D	Tape & Reel
MMA6825BKCWR2	±100 g	±100 g	98ASA00690D	Tape & Reel
MMA6826BKCWR2	±60 g	±60 g	98ASA00690D	Tape & Reel
MMA6827BKCWR2	±120 g	±120 g	98ASA00690D	Tape & Reel
MMA6811BKTWR2	±60 g	±25 g	98ASA00090D	Tape & Reel
MMA6813BKTWR2	±50 g	±50 g	98ASA00090D	Tape & Reel
MMA6821BKTWR2	±120 g	±25 g	98ASA00090D	Tape & Reel
MMA6823BKTWR2	±120 g	±60 g	98ASA00090D	Tape & Reel
MMA6825BKTWR2	±100 g	±100 g	98ASA00090D	Tape & Reel
MMA6826BKTWR2	±60 g	±60 g	98ASA00090D	Tape & Reel
MMA6827BKTWR2	±120 g	±120 g	98ASA00090D	Tape & Reel

\* Refer to Section 5.1 for additional information on device suffixes.



## **Application Diagram**





Figure 1. Application Diagram

## Table 1. External Component Recommendations

Ref Des	Туре	Description	Purpose
C1	Ceramic	0.1 μF, 10 %, 10 V Minimum, X7R	V <sub>CC</sub> Power Supply Decoupling
C2	Ceramic	1 μF, 10 %, 10 V Minimum, X7R	Voltage Regulator Output Capacitor (C <sub>REG</sub> )
C3	Ceramic	1 μF, 10 %, 10 V Minimum, X7R	Voltage Regulator Output Capacitor (C <sub>REGA</sub> )

## **Device Orientation**



## Figure 2. Device Orientation Diagram

	Data Code Legend:
	A: Assembly Location
MMA68xx BK(C or T)W	WL: Wafer Lot Number (g-cell Lot Number) Y: Year
AŴLYWŴZ	WW: Work Week
	Z: Assembly Lot Number

Figure 3. Part Marking



## **Internal Block Diagram**





Figure 4. Block Diagram



## 1 Pin Connections





## Table 2. Pin Description

Pin	Pin Name	Formal Name	Definition
1	V <sub>REGA</sub>	Analog Supply	This pin is connected to the power supply for the internal analog circuitry. An external capacitor must be connected between this pin and $V_{SSA}$ . Reference Figure 1.
2	$V_{SS}$	Digital GND	This pin is the power supply return node for the digital circuitry.
3	V <sub>REG</sub>	Digital Supply	This pin is connected to the power supply for the internal digital circuitry. An external capacitor must be connected between this pin and $V_{SS}$ . Reference Figure 1.
4	V <sub>SS</sub>	Digital GND	This pin is the power supply return node for the digital circuitry.
5	ARM_Y/ PCM_Y	Y-axis Arm Output / PCM Output	The function of this pin is configurable via the DEVCFG register as described in Section 3.1.6.5. When the arming output is selected, ARM_Y can be configured as an open drain, active low output with a pullup current; or an open drain, active high output with a pulldown current. Alternatively, this pin can be configured as a digital output with PCM signal proportional to the Y-axis acceleration data. Reference Section 3.8.9 and Section 3.8.9.1. If unused, this pin must be left unconnected.
6	ARM_X/ PCM_X	X-axis Arm Output / PCM Output	The function of this pin is configurable via the DEVCFG register as described in Section 3.1.6.5. When the arming output is selected, ARM_X can be configured as an open drain, active low output with a pullup current; or an open drain, active high output with a pulldown current. Alternatively, this pin can be configured as a digital output with a PCM signal proportional to the X-axis acceleration data. Reference Section 3.8.9 and Section 3.8.9.1. If unused, this pin must be left unconnected.
7	TEST/ V <sub>PP</sub>	Programming Voltage	This pin provides the power for factory programming of the OTP registers. This pin must be connected to $V_{SS}$ in the application.
8	MISO	SPI Data Out	This pin functions as the serial data output for the SPI port.
9	V <sub>CC</sub>	Supply	This pin supplies power to the device. An external capacitor must be connected between this pin and $V_{SS}$ . Reference Figure 1.
10	SCLK	SPI Clock	This input pin provides the serial clock to the SPI port. An internal pulldown device is connected to this pin.
11	MOSI	SPI Data In	This pin functions as the serial data input to the SPI port. An internal pulldown device is connected to this pin.
12	CS	Chip Select	This input pin provides the chip select for the SPI port. An internal pullup device is connected to this pin.
13	V <sub>SSA</sub>	Analog GND	This pin is the power supply return node for analog circuitry.
14	N/C	No Connect	No Connection
15	N/C	No Connect	No Connection
16	$V_{SSA}$	Analog GND	This pin is the power supply return node for analog circuitry.
17	PAD	Die Attach Pad	This pin is the die attach flag, and is internally connected to V <sub>SS</sub> .
	Corner Pads	Corner Pads	The corner pads are internally connected to V <sub>SS</sub> .



## 2 Electrical Characteristics

## 2.1 Maximum Ratings

Maximum ratings are the extreme limits to which the device can be exposed without permanently damaging it.

#	Rating	Symbol	Value	Unit	]
1	Supply Voltage	V <sub>CC</sub>	-0.3 to +7.0	V	(3)
2	C <sub>REG</sub> , C <sub>REGA</sub>	V <sub>REG</sub>	-0.3 to +3.0	V	(3)
3	SCLK, CS, MOSI, V <sub>PP</sub> /TEST	TEST V <sub>IN</sub> –0		V	(3)
4	ARM_X, ARM_Y	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V	(3)
5	MISO (high impedance state)	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V	(3)
6	Acceleration without hitting internal g-cell stops	±500	g	(3, 18)	
7	Acceleration without saturation of internal circuitry	g <sub>ADC_Clip</sub>	±375	g	(3)
8	Powered Shock (six sides, 0.5 ms duration)	9 <sub>pms</sub>	±1500	g	(5, 18)
9	Unpowered Shock (six sides, 0.5 ms duration)	g <sub>shock</sub>	±2000	g	(5, 18)
10	Drop Shock (to concrete surface)	h <sub>DROP</sub>	1.2	m	(5)
11 12 13	Electrostatic Discharge Human Body Model (HBM) Charge Device Model (CDM) Machine Model (MM)	ischarge dy Model (HBM) V <sub>ESD</sub> ±2000 vice Model (CDM) V <sub>ESD</sub> ±750		V V V	(5) (5) (5)
14	Storage Temperature Range	T <sub>stg</sub> –4		°C	(5)
15	Thermal Resistance - Junction to Case	θ <sub>JC</sub>	2.5	°C/W	(14)

## 2.2 Operating Range

The operating ratings are the limits normally expected in the application and define the range of operation.

#	Characteristic	Symbol	Min	Тур	Max	Units	]
16 17	Supply Voltage Standard Operating Voltage, 3.3 V Standard Operating Voltage, 5.0 V	V <sub>CC</sub>	V <sub>L</sub> +3.135 —	V <sub>TYP</sub> +3.3 +5.0	V <sub>H</sub> +5.25 —	V V	(15) (15)
18	Operating Ambient Temperature Range Verified by 100 % Final Test	T <sub>A</sub>	T <sub>L</sub> 40	_	T <sub>H</sub> +105	С	(1)
19	Power-on Ramp Rate (V <sub>CC</sub> )	V <sub>CC_r</sub>	0.000033	—	3300	V/µs	(19)



## 2.3 Electrical Characteristics - Power Supply and I/O

 $V_L \leq (V_{CC}$  -  $V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, |\Delta T_A| < 25$  K/min unless otherwise specified

#	Characteristic		Symbol	Min	Тур	Max	Units	
20	Supply Current	(4)	I <sub>DD</sub>	4.0	_	9.0	mA	(1)
21 22 23 24 25 26 27	Power Supply Monitor Thresholds (See Figure 9) V <sub>CC</sub> Undervoltage (Falling) V <sub>REG</sub> Undervoltage (Falling) V <sub>REGA</sub> Undervoltage (Rising) V <sub>REGA</sub> Overvoltage (Falling) V <sub>REGA</sub> Overvoltage (Falling) Power Supply Monitor Hysteresis V <sub>CC</sub> Undervoltage (Falling) V <sub>CC</sub> Undervoltage (Calling)	(4) (4) (4) (4) (4)	V <sub>CC_UV_f</sub> V <sub>REG_UV_f</sub> V <sub>REG_UV_r</sub> V <sub>REGA_UV_f</sub> V <sub>REGA_OV_r</sub> V <sub>HYST</sub>	2.74 2.10 2.65 2.20 2.65 65 20	    100 100	3.02 2.25 2.85 2.35 2.85 110 210	V V V V MV mV	(3, 6) (3, 6) (3, 6) (3, 6) (3, 6) (3, 6) (3) (3) (3)
28	V <sub>REG</sub> Undervoltage, V <sub>REG</sub> Overvoltage V <sub>REGA</sub> Undervoltage, V <sub>REGA</sub> Overvoltage		V <sub>HYST</sub> V <sub>HYST</sub>	20	100	150	mV	(3)
29 30 31	Power Supply RESET Thresholds (See Figure 6, and Figure 9) V <sub>REG</sub> Undervoltage RESET (Falling) V <sub>REG</sub> Undervoltage RESET (Rising) V <sub>REG</sub> RESET Hysteresis	(4) (4)	V <sub>REG_UVR_f</sub> V <sub>REG_UVR_r</sub> V <sub>HYST</sub>	1.764 1.876 80		2.024 2.152 140	V V mV	(3, 6) (3, 6) (3)
32 33	Internally Regulated Voltages V <sub>REG</sub> V <sub>REGA</sub>	(4) (4)	V <sub>REG</sub> V <sub>REGA</sub>	2.42 2.42	2.50 2.50	2.58 2.58	V V	(1, 3) (1, 3)
34 35	External Filter Capacitor (C <sub>REG</sub> , C <sub>REGA</sub> ) Value ESR (including interconnect resistance)		C <sub>REG</sub> ESR	700 —	1000 —	1500 400	nF mΩ	(19) (19)
36 37	Power Supply Coupling 50 kHz $\leq f_n \leq$ 300 kHz 4 MHz $\leq f_n \leq$ 100 MHz					0.004 0.004	LSB/mv LSB/mv	(19) (19)
38 39	$\begin{array}{l} \text{Output High Voltage (MISO, PCM_X, PCM_Y)} \\ 3.15 \ V \leq (V_{CC} \cdot V_{SS}) \leq 3.45 \ V \ (I_{Load} = -1 \ mA) \\ 4.75 \ V \leq (V_{CC} \cdot V_{SS}) \leq 5.25 \ V \ (I_{Load} = -1 \ mA) \end{array}$	(4) (4)	V <sub>OH_3</sub> V <sub>OH_5</sub>	V <sub>CC</sub> - 0.2 V <sub>CC</sub> - 0.4			V V	(2,3) (2,3)
	$\begin{array}{l} \text{Output Low Voltage (MISO PCM_X, PCM_Y)} \\ 3.15 \ V \leq (V_{CC} \cdot V_{SS}) \leq 3.45 \ V \ (I_{Load} = 1 \ \text{mA}) \\ 4.75 \ V \leq (V_{CC} \cdot V_{SS}) \leq 5.25 \ V \ (I_{Load} = 1 \ \text{mA}) \end{array}$	(4) (4)	V <sub>OL_3</sub> V <sub>OL_5</sub>			0.2 0.4	V V	(2, 3) (2, 3)
42 43	Open Drain Output High Voltage (ARM_X, ARM_Y) 3.15 V $\leq$ (V <sub>CC</sub> - V <sub>SS</sub> ) $\leq$ 3.45 V (I <sub>ARM</sub> = -1 mA) 4.75 V $\leq$ (V <sub>CC</sub> - V <sub>SS</sub> ) $\leq$ 5.25 V (I <sub>ARM</sub> = -1 mA)	(4) (4)	V <sub>ODH_3</sub> V <sub>ODH_5</sub>	V <sub>CC</sub> - 0.2 V <sub>CC</sub> - 0.4			V V	(2, 3) (2, 3)
44 45	$\begin{array}{l} \text{Open Drain Output Pulldown Current (ARM_X, ARM_Y)} \\ 3.15 \ V \leq (V_{CC} \cdot V_{SS}) \leq 3.45 \ V \ (V_{ARM} = 1.5 \ V) \\ 4.75 \ V \leq (V_{CC} \cdot V_{SS}) \leq 5.25 \ V \ (V_{ARM} = 1.5 \ V) \end{array}$	(4) (4)	I <sub>ODPD_3</sub> I <sub>ODPD_5</sub>	50 50		100 100	μΑ μΑ	(2, 3) (2,3)
46 47	$\begin{array}{l} \text{Open Drain Output Low Voltage (ARM_X, ARM_Y)} \\ 3.15 \ V \leq (V_{CC} \cdot V_{SS}) \leq 3.45 \ V (I_{ARM} = 1 \ \text{mA}) \\ 4.75 \ V \leq (V_{CC} \cdot V_{SS}) \leq 5.25 \ V (I_{ARM} = 1 \ \text{mA}) \end{array}$	(4) (4)	V <sub>ODH_3</sub> V <sub>ODH_5</sub>			0.2 0.4	V V	(2, 3) (2, 3)
48 49	$\begin{array}{l} \text{Open Drain Output Pullup Current (ARM_X, ARM_Y)} \\ 3.15 \ V \leq (V_{CC} \cdot V_{SS}) \leq 3.45 \ V (V_{ARM} = 1.5 \ V) \\ 4.75 \ V \leq (V_{CC} \cdot V_{SS}) \leq 5.25 \ V (V_{ARM} = 1.5 \ V) \end{array}$	(4) (4)	I <sub>ODPU_3</sub> I <sub>ODPU_5</sub>	-100 -100		50 50	μΑ μΑ	(2, 3) (2, 3)
50	Input High Voltage CS, SCLK, MOSI				V	(3, 6)		
51	Input Low Voltage CS, SCLK, MOSI	(4)	V <sub>IL</sub>		_	1.0	V	(3, 6)
52	Input Voltage Hysteresis CS, SCLK	(4)	V <sub>I_HYST</sub>	0.125		0.500	V	(19)
53 54	Input Current High (at V <sub>IH</sub> ) <u>(SC</u> LK, MOSI) Low (at V <sub>IL</sub> ) (CS)	(4) (4)	l <sub>IH</sub> l <sub>IL</sub>	-260 30	50 50	30 260	μΑ μΑ	(2, 3) (2, 3)



## 2.4 Electrical Characteristics - Sensor and Signal Chain

 $V_L \leq (V_{CC}$  -  $V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, |\Delta T_A| < 25$  K/min unless otherwise specified

#			Symbol	Min	Тур	Max	Units	]
55 56 57 58	X-axis Digital Sensitivity (SPI, 10-bit Output) 50 g (MMA6813) 60 g (MMA6811, MMA6826) 100 g (MMA6825) 120 g (MMA6821, MMA6823)	(4) (4) (4) (4)	SENS SENS SENS SENS		9.766 8.192 4.883 4.096		LSB/g LSB/g LSB/g LSB/g	(1, 9) (1, 9) (1, 9) (1, 9)
59 60 61 62	Y-axis Digital Sensitivity (SPI, 10-bit Output) 25 g (MMA6811, MMA6821) 50 g (MMA6813QR) 60 g (MMA6823, MMA6826) 100 g (MMA6825)	(4) (4) (4) (4)	SENS SENS SENS SENS		20.479 9.766 8.192 4.883	  	LSB/g LSB/g LSB/g LSB/g	(1, 9) (1, 9) (1, 9) (1, 9)
63 64 65	$ \begin{array}{l} \text{Sensitivity Error} \\ T_A = 25^\circ\text{C} \\ -40 ~\circ\text{C} \leq T_A \leq 105 ~\circ\text{C} \\ -40^\circ\text{C} \leq T_A \leq 105 ~\circ\text{C}, V_{\text{CC\_UV\_f}} \leq V_{\text{CC}} - V_{\text{SS}} \leq V_L \end{array} $	(4) (4)	∆SENS ∆SENS ∆SENS	-4 -5 -5		+4 +5 +5	% % %	(1) (1) (3)
66 67 68 69	$ \begin{array}{l} \mbox{Offset at 0 $g$} (No \mbox{Offset Cancellation}) \\ \mbox{10-bits, unsigned} \\ \mbox{10-bits, signed} \\ \mbox{10-bits, unsigned, $V_{CC\_UV\_f} \leq V_{CC} - V_{SS} \leq V_L$} \\ \mbox{10-bits, signed, $V_{CC\_UV\_f} \leq V_{CC} - V_{SS} \leq V_L$} \end{array} $	(4) (4)	OFFSET OFFSET OFFSET OFFSET	452 60 452 60	512 0 512 0	572 +60 572 +60	LSB LSB LSB LSB	(1) (1) (3) (3)
70 71	Offset Monitor Thresholds Positive Threshold (10-bits, unsigned) Negative Threshold (10-bits, unsigned)		OFFTHR <sub>POS</sub> OFFTHR <sub>NEG</sub>	—	612 412		LSB LSB	(7) (7)
72 73 74 75	Range of Output (SPI, 10-bits unsigned) Normal Fault Response Code Unused Codes Unused Codes		RANGE FAULT UNUSED UNUSED	32 — 1 993	0	992 — 31 1023	LSB LSB LSB LSB	(7) (7) (7) (7)
76 77 78 79	Range of Output (SPI, 10-bits, signed) Normal Fault Response Code Unused Codes Unused Codes		RANGE FAULT UNUSED UNUSED	480  -511 481		480 — —481 511	LSB LSB LSB LSB	(7) (7) (7) (7)
80	Nonlinearity	(4)	NL <sub>OUT</sub>	-1	—	1	% FSR	(3)
81 82	System Output Noise RMS (10-bit, All Ranges, 400 Hz, 4-pole LPF) Peak to Peak (10-bit, All Ranges, 400 Hz, 4-pole LPF)		n <sub>RMS</sub> N <sub>P-P</sub>	—	—	0.5 1.0	LSB LSB	(3) (3)
83 84 85 86	$\begin{array}{c} \text{Cross-axis Sensitivity} \\ V_{ZX} \\ V_{YX} \\ V_{ZY} \\ V_{ZY} \\ V_{XY} \end{array}$	(4) (4) (4) (4)	V <sub>ZX</sub> V <sub>YX</sub> V <sub>ZY</sub> V <sub>XY</sub>	-4 -4 -4 -4	  	+4 +4 +4 +4	% % %	(3) (3) (3) (3)
87 88 89 90 91	$ \begin{array}{l} \mbox{Self-test Output Change (Ref Section 3.6)} \\ \mbox{STMAG}_X, \mbox{STMAG}_Y = 0, \mbox{$T_A$} = 25\ ^\circ\mbox{C} \\ \mbox{STMAG}_X, \mbox{STMAG}_Y = 0, \mbox{$-40$}\ ^\circ\mbox{$C$} = 1, \mbox{$-40$}\ ^\circ\mbox{$-60$}\ ^\circ\mbox{$C$} = 1, \mbox{$-40$}\ ^\circ\mbox{$C$} = 1, \mbox{$-40$}\ ^\circ\mbox{$C$} = 1, \mbox{$-40$}\ ^\circ\mbox{$C$} = 1, \mbox{$-40$}\ ^\circ\mbox{$-60$}\ ^\circ$-60$$	(4) (4) (4)	ΔST <sub>Low25</sub> ΔST <sub>Low</sub> ΔST <sub>HI25</sub> ΔST <sub>HI</sub>	ΔST <sub>MIN</sub> 11.25 10.68 22.5 21.37	∆ST <sub>NOM</sub> 15 15 30 30	∆ST <sub>MAX</sub> 18.75 19.69 37.5 39.38	g g g	(1) (1) (1) (1)
92	$V_{CC UV} \stackrel{f}{_{+}} \le V_{CC} - V_{SS} \le V_L$ STMAG_X, STMAG_Y = 1, -40 °C $\le T_A \le 105$ °C		∆ST <sub>Low</sub>	10.68	15	19.69	g	(3)
93 94	$\label{eq:V_C_UV_f} \leq V_{CC} \cdot V_{SS} \leq V_L$ Self-test Cross Axis Output Y-axis Output with X-axis Self-test X-axis Output with Y-axis Self-test		ΔST <sub>HI</sub> ΔSTCrossAxis ΔSTCrossAxis	21.37 -10 -10	30 	39.38 +10 +10	g LSB LSB	(3) (1) (1)
95	Acceleration (without hitting internal g-cell stops) X/Y-axis, Any Range Positive/Negative		gg-cell_Clip	500	560	600	g	(19)



## 2.5 Dynamic Electrical Characteristics - Signal Chain

 $V_L \leq (V_{CC}$  -  $V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, |\Delta T_A| < 25$  K/min unless otherwise specified

#	Characteristic		Symbol	Min	Тур	Max	Units		
96 97 98	DSP Sample Rate (LPF 0, 1, 2, 3, 4, 5) DSP Sample Rate (LPF 8, 9, 10, 11, 12, 13) Interpolation Sample Rate		t <sub>S</sub> t <sub>S</sub> t <sub>INTERP</sub>		64/f <sub>OSC</sub> 128/f <sub>OSC</sub> t <sub>S</sub> /2		S S S	(7) (7) (7)	
99 100	Datapath Latency (excluding g-cell and Low Pass Filter) $T_S = 64/f_{OSC}$ $T_S = 128/f_{OSC}$	(4) (4)	t <sub>Data</sub> Path_8 t <sub>Data</sub> Path_16	33.0 51.9	34.8 54.6	36.5 57.4	μs μs	(7, 16) (7, 16)	
101 102 103 104 105 106	Low-Pass Filter ( $t_s = 8\mu s$ ) Cutoff frequency 0: 100 Hz, 4-pole Cutoff frequency 1: 300 Hz, 4-pole Cutoff frequency 2: 400 Hz, 4-pole Cutoff frequency 3: 800 Hz, 4-pole Cutoff frequency 4: 1000 Hz, 4-pole Cutoff frequency 5: 400 Hz, 3-pole	(4) (4) (4) (4) (4) (4)	fc0(LPF) fc1(LPF) fc2(LPF) fc3(LPF) fc4(LPF) fc5(LPF)	95 285 380 760 950 380	100 300 400 800 1000 400	105 315 420 840 1050 420	Hz Hz Hz Hz Hz Hz	(3, 7, 17) (7, 17) (7, 17) (7, 17) (7, 17) (7, 17) (7, 17)	
107 108 109 110 111 112	Low-Pass Filter ( $t_s = 16\mu s$ ) Cutoff frequency 8: 50 Hz, 4-pole Cutoff frequency 9: 150 Hz, 4-pole Cutoff frequency 10: 200 Hz, 4-pole Cutoff frequency 11: 400 Hz, 4-pole Cutoff frequency 12: 500 Hz, 4-pole Cutoff frequency 13: 200 Hz, 3-pole	(4) (4) (4) (4) (4) (4)	<sup>f</sup> C8(LPF) fC9(LPF) fC10(LPF) <sup>f</sup> C11(LPF) <sup>f</sup> C12(LPF) fC13(LPF)	47.5 142.5 190 380 475 190	50 150 200 400 500 200	52.5 157.5 210 420 525 210	Hz Hz Hz Hz Hz Hz	(7, 17) (7, 17) (7, 17) (7, 17) (7, 17) (7, 17)	
113 114 115 116 117 118 119	Offset Cancellation (Normal Mode, 10-bit Output) Offset Averaging Period Offset Slew Rate Offset Update Rate Offset Correction Value per Update Positive Offset Correction Value per Update Negative Offset Correction Threshold Positive Offset Correction Threshold Negative	(4) (4) (4) (4) (4) (4) (4)	OFF <sub>AVEPER</sub> OFF <sub>SLEW</sub> OFF <sub>RATE</sub> OFF <sub>CORRP</sub> OFF <sub>CORRN</sub> OFF <sub>THP</sub> OFF <sub>THN</sub>		6.291456 0.2384 1049 0.25 -0.25 0.125 0.125 0.125		s LSB/s MS LSB LSB LSB LSB	(7) (7) (7) (7) (7) (7) (7)	
120	Offset Monitor Bypass Time after Self-test Deactivation		t <sub>ST_ОМВ</sub>		320	_	ts	(3, 7)	
121	Time Between Acceleration Data Requests (Same Axis)		t <sub>ACC_REQ</sub>	15	—	_	μs	(3, 7, 20)	
122 123 124	Arming Output Activation Time (ARM_X, ARM_Y, I <sub>ARM</sub> = 200 μA) Moving Average and Count Arming Modes (2, 3, 4, 5) Unfiltered Mode Activation Delay (Reference Figure 28) Unfiltered Mode Arm Assertion Time (Reference Figure 28)		t <sub>arm</sub> <sup>t</sup> arm_uf_dly <sup>t</sup> arm_uf_assert	0 0 5.00		1.05 1.05 6.579	μs μs μs	(3, 12) (3, 12) (3)	
125	Sensing Element Natural Frequency (–40 $^{\circ}C \leq T_{A} \leq 105 \ ^{\circ}C)$		f <sub>gcell</sub>	10791	—	15879	Hz	(19)	
126	Sensing Element Cutoff Frequency (–3 dB ref. to 0 Hz, –40 $^{\circ}C \leq T_{A} \leq$ 105 $^{\circ}C)$		f <sub>gcell</sub>	0.851	_	2.29	kHz	(19)	
127	Sensing Element Damping Ratio (–40 °C $\leq$ T <sub>A</sub> $\leq$ 105 °C)		ζ <sub>gcell</sub>	2.46	_	9.36		(19)	
128	Sensing Element Delay (@100 Hz, -40 $^\circ C \leq T_A \leq 105 \ ^\circ C)$		f <sub>gcell_delay</sub>	70		187	μs	(19)	
129	Package Resonance Frequency		f <sub>Package</sub>	100	—	—	kHz	(19)	
130	Package Quality Factor		q <sub>Package</sub>	1	_	5		(19)	



## 2.6 Dynamic Electrical Characteristics - Supply and SPI

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \ T_L \leq T_A \leq T_H, \ |\Delta T_A| < 25 \ \text{K/min unless otherwise specified}$ 

#	Characteristic		Symbol	Min	Тур	Max	Units	
131 132	Power-On Recovery Time(V <sub>CC</sub> = V <sub>CCMIN</sub> to first SPI access) Power-On Recovery Time(Internal POR to first SPI access)		t <sub>OP</sub> t <sub>OP</sub>	_		10 840	ms μs	(3) (3, 7)
133 134		4)	f <sub>OSC</sub> f <sub>OSCTST</sub>	7.6 0.95	8 1	8.4 1.05	MHz MHz	(7) (1)
135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150		1) 1) 1) 1) 1) 1) 1) 1) 1) 1)	<sup>†</sup> SCLK <sup>†</sup> SCLKH <sup>†</sup> SCLKR <sup>†</sup> LEAD <sup>†</sup> ACCESS <sup>†</sup> SETUP <sup>†</sup> HOLD_INI <sup>†</sup> HOLD_OUT <sup>†</sup> HOLD_OUT <sup>†</sup> LAG <sup>†</sup> DISABLE <sup>†</sup> CSN <sup>†</sup> CKCS <sup>†</sup> CSCLK	120 40 	 15 15 	 40 28 60   40 40 60   1	ns ns ns ns ns ns ns ns ns ns ns ns ns n	(3) (3) (19) (19) (3) (3) (3) (3) (3) (3) (3) (3) (3) (3

1. Parameters tested 100 % at final test.

2. Parameters tested 100 % at wafer probe.

3. Parameters verified by characterization

4. Indicates a critical characteristic.

5. Verified by qualification testing.

6. Parameters verified by pass/fail testing in production.

7. Functionality guaranteed by modeling, simulation and/or design verification. Circuit integrity assured through IDDQ and scan testing. Timing is determined by internal system clock frequency.

8. N/A

9. Devices are trimmed at 100 Hz with 1000 Hz low-pass filter option selected. Response is corrected to 0 Hz response.

10.Low-pass filter cutoff frequencies shown are -3dB referenced to 0 Hz response.

11.Power supply ripple at frequencies greater than 900 kHz should be minimized to the greatest extent possible.

12. Time from falling edge of  $\overline{CS}$  to ARM\_X, ARM\_Y output valid.

13.N/A

14.Thermal resistance between the die junction and the exposed pad; cold plate is attached to the exposed pad.

15.Device characterized at all values of V<sub>L</sub> and V<sub>H</sub>. Production test is conducted at all typical voltages (V<sub>TYP</sub>) unless otherwise noted.

16.Data path Latency is the signal latency from g-cell to SPI output disregarding filter group delays.

17. Filter characteristics are specified independently, and do not include g-cell frequency response.

18. Electrostatic Deflection Test completed during wafer probe.

19.Verified by simulation.

20.Acceleration Data Request timing constraint only applies for proper operation of the Arming Function.






Figure 6. Powerup Timing




Figure 7. Serial Interface Timing



#### **Functional Description** 3

#### 3.1 **Customer Accessible Data Array**

A customer accessible data array allows for each device to be customized. The array consists of an OTP factory programmable block and read/write registers for device programmability and status. The OTP and writable register blocks incorporate independent CRC circuitry for fault detection (reference Section 3.2). The writable register block includes a locking mechanism to prevent unintended changes during normal operation. Portions of the array are reserved for factory-programmed trim values. The customer accessible data is shown in Table 3.

	Location				Bit Fu	nction				Turne
Addr	Register	7	6	5	4	3	2	1	0	Туре
\$00	SN0	SN[7]	SN[6]	SN[5]	SN[4]	SN[3]	SN[2]	SN[1]	SN[0]	
\$01	SN1	SN[15]	SN[14]	SN[13]	SN[12]	SN[11]	SN[10]	SN[9]	SN[8]	
\$02	SN2	SN[23]	SN[22]	SN[21]	SN[20]	SN[19]	SN[18]	SN[17]	SN[16]	1
\$03	SN3	SN[31]	SN[30]	SN[29]	SN[28]	SN[27]	SN[26]	SN[25]	SN[24]	1
\$04	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	F
\$05	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	1
\$06	FCTCFG_X	STMAG_X	0	0	0	0	0	0	1	1
\$07	FCTCFG_Y	STMAG_Y	0	0	0	0	0	0	1	
\$08	PN	PN[7]	PN[6]	PN[5]	PN[4]	PN[3]	PN[2]	PN[1]	PN[0]	1
\$09		•	•	Invalid Add	Iress: "Invalid Regis	ter Request"		•	•	
\$0A	DEVCTL	RES_1	RES_0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
\$0B	DEVCFG	Reserved	Reserved	ENDINIT	SD	OFMON	A_CFG[2]	A_CFG[1]	A_CFG[0]	1
\$0C	DEVCFG_X	ST_X	Reserved	Reserved	Reserved	LPF_X[3]	LPF_X[2]	LPF_X[1]	LPF_X[0]	1
\$0D	DEVCFG_Y	ST_Y	Reserved	Reserved	Reserved	LPF_Y[3]	LPF_Y[2]	LPF_Y[1]	LPF_Y[0]	1
\$0E	ARMCFGX	Reserved	Reserved	APS_X[1]	APS_X[0]	AWS_XN[1]	AWS_XN[0]	AWS_XP[1]	AWS_XP[0]	R/W
\$0F	ARMCFGY	Reserved	Reserved	APS_Y[1]	APS_Y[0]	AWS_YN[1]	AWS_YN[0]	AWS_YP[1]	AWS_YP[0]	
\$10	ARMT_XP	AT_XP[7]	AT_XP[6]	AT_XP[5]	AT_XP[4]	AT_XP[3]	AT_XP[2]	AT_XP[1]	AT_XP[0]	
\$11	ARMT_YP	AT_YP[7]	AT_YP[6]	AT_YP[5]	AT_YP[4]	AT_YP[3]	AT_YP[2]	AT_YP[1]	AT_YP[0]	1
\$12	ARMT_XN	AT_XN[7]	AT_XN[6]	AT_XN[5]	AT_XN[4]	AT_XN[3]	AT_XN[2]	AT_XN[1]	AT_XN[0]	1
\$13	ARMT_YN	AT_YN[7]	AT_YN[6]	AT_YN[5]	AT_YN[4]	AT_YN[3]	AT_YN[2]	AT_YN[1]	AT_YN[0]	
\$14	DEVSTAT	UNUSED	IDE	SDOV	DEVINIT	MISOERR	OFF_Y	OFF_X	DEVRES	
\$15	COUNT	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	1
\$16	OFFCORR_X	OFFCORR_X[7]	OFFCORR_X[6]	OFFCORR_X[5]	OFFCORR_X[4]	OFFCORR_X[3]	OFFCORR_X[2]	OFFCORR_X[1]	OFFCORR_X[0]	R
\$17	OFF_CORR_Y	OFFCORR_Y[7]	OFFCORR_Y[6]	OFFCORR_Y[5]	OFFCORR_Y[4]	OFFCORR_Y[3]	OFFCORR_Y[2]	OFFCORR_Y[1]	OFFCORR_Y[0]	
\$1C	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	]
\$1D	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	1

#### Table 3. Customer Accessible Data

Type Codes:

F: Factory programmed OTP location

R/W:Read/Write register

R:Read-only register

N/A:Not applicable



## 3.1.1 Device Serial Number Registers

A unique serial number is programmed into the serial number registers of each MMA68xx device during manufacturing. The serial number is composed of the following information:

Bit Range	Content
S12 to S0	Serial Number
S31 to S13	Lot Number

Serial numbers begin at 1 for all produced devices in each lot, and are sequentially assigned. Lot numbers begin at 1 and are sequentially assigned. No lot will contain more devices than can be uniquely identified by the 13-bit serial number. Depending on lot size and quantities, all possible lot numbers and serial numbers may not be assigned.

The serial number registers are included in the OTP shadow register array CRC verification. Reference Section 3.2.1 for details regarding the CRC verification. Beyond this, the contents of the serial number registers have no impact on device operation or performance, and are only used for traceability purposes.

## 3.1.2 Reserved Registers

These reserved registers are read-only and have no impact on device operation or performance.

#### **Table 4. Reserved Registers**

Loca	ation	Bit							
Address	Register	7	7 6 5 4 3 2 1					0	
\$04	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
\$05	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

## 3.1.3 Factory Configuration Registers

The factory configuration registers are one time programmable, read only registers which contain customer specific device configuration information that is programmed by NXP.

 Table 5. Factory Configuration Registers

Loca	ation	Bit							
Address	Register	7	6	5	4	3	2	1	0
\$06	FCTCFG_X	STMAG_X	0	0	0	0	0	0	1
\$07	FCTCFG_Y	STMAG_Y	0	0	0	0	0	0	1

## 3.1.3.1 Self-test Magnitude Selection Bits (STMAG\_Y, STMAG\_X)

The self-test magnitude selection bits indicate if the nominal self-test deflection value is set to the low or high value as shown in the table below. The Self-test Magnitude is selected independently for each axis.

STMAG_X / STMAG_Y		
0	$\Re \le 60 \ g$	$\Delta ST_{Low}$
1	> 60 <i>g</i>	ΔST <sub>HI</sub>



## 3.1.4 Part Number Register (PN)

The part number register is a one time programmable, read only register which contains two digits of the device part number to identify the axis and range information. The contents of this register have no impact on device operation or performance.

#### Table 6. Part Number Register

Loca	ation		Bit							
Address	Register	7	7 6 5 4 3 2 1 0						0	
\$08	PN	PN[7]	PN[6]	PN[5]	PN[4]	PN[3]	PN[2]	PN[1]	PN[0]	

PN Regist	ter Value	X-axis Range	Y-axis Range
Decimal	HEX	Reference Section 2.4	Reference Section 2.4
1	\$01	20	20
2	\$02	20	35
3	\$03	20	50
4	\$04	20	75
5	\$05	25	120
6	\$06	35	20
7	\$07	35	35
8	\$08	35	50
9	\$09	35	75
10	\$0A	35	100
11	\$0B	60	25
12	\$0C	50	35
13	\$0D	50	50
14	\$0E	50	75
15	\$0F	50	100
16	\$10	75	20
17	\$11	75	35
18	\$12	75	50
19	\$13	75	75
20	\$14	75	100
21	\$15	120	25
22	\$16	100	35
23	\$17	120	60
24	\$18	100	75
25	\$19	100	100
26	\$1A	60	60
27	\$1B	120	120
28	\$1C	60	120



## 3.1.5 Device Control Register (DEVCTL)

The device control register is a read-write register which contains device control operations that can be applied during both initialization and normal operation.

#### Table 7. Device Control Register

Loca	ation		Bit						
Address	Register	7	7 6 5 4 3 2 1 0						0
\$0A	DEVCTL	RES_1	RES_1 RES_0 Reserved Reserve						
Reset	Value	0 0 0 0 0 0					0		

## 3.1.5.1 Reset Control (RES\_1, RES\_0)

A series of three consecutive register write operations to the reset control bits in the DEVCTL register will cause a device reset. To reset the internal digital circuitry, the following register write operations must be performed in the order shown below. The register write operations must be consecutive SPI commands in the order shown or the device will not be reset.

Register Write to DEVCTL	RES_1	RES_0	Effect
SPI Register Write 1	0	0	No Effect
SPI Register Write 2	1	1	No Effect
SPI Register Write 3	0	1	Device RESET

The response to the Register Write returns '0' for RES\_1 and RES\_0. A Register Read of RES\_1 and RES\_0 returns '0' and terminates the reset sequence.

## 3.1.5.2 Reserved Bits (DEVCTL[5:0])

Bits 5 through 0 of the DEVCTL register are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

## 3.1.6 Device Configuration Register (DEVCFG)

The device configuration register is a read/write register which contains data for general device configuration. The register can be written during initialization but is locked once the ENDINIT bit is set. This register is included in the writable register CRC check. Refer to Section 3.2.2 for details.

Loca	ation		Bit							
Address	Register	7	7 6 5 4 3 2 1 0							
\$0B	DEVCFG	Reserved	Reserved Reserved ENDINIT SD OFMON A_CFG[2] A_CFG[1] A_CF							
Reset	Value	0	0 0 0 0 0 0 0					0		

#### Table 8. Device Configuration Register

## 3.1.6.1 Reserved Bits (Reserved)

Bits 6 and 7 of the DEVCFG register are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

## 3.1.6.2 End of Initialization Bit (ENDINIT)

The ENDINIT bit is a control bit used to indicate that the user has completed all device and system level initialization tests, and that MMA68xx will operate in normal mode. Once the ENDINIT bit is set, writes to all writable register bits are inhibited except for the DEVCTL register. Once written, the ENDINIT bit can only be cleared by a device reset. The writable register CRC check (reference Section 3.2.2) is only enabled when the ENDINIT bit is set.



## 3.1.6.3 SD Bit

The SD bit determines the format of acceleration data results. If the SD bit is set to a logic '1', unsigned results are transmitted, with the zero-g level represented by a nominal value of 512. If the SD bit is cleared, signed results are transmitted, with the zero-g level represented by a nominal value of 0.

SD	Operating Mode
1	Unsigned Data Output
0	Signed Data Output

## 3.1.6.4 OFMON Bit

The OFMON bit determines if the offset monitor circuit is enabled. If the OFMON bit is set to a logic '1', the offset monitor is enabled. Refer to Section 3.8.5 for more information. If the OFMON bit is cleared, the offset monitor is disabled.

OFMON	Operating Mode
1	Offset Monitor Circuit Enabled
0	Offset Monitor Circuit Disabled

## 3.1.6.5 ARM Configuration Bits (A\_CFG[2:0])

The ARM Configuration Bits (A\_CFG[2:0]) select the mode of operation for the ARM\_X/PCM\_X, ARM\_Y/PCM\_Y pins.

## Table 9. Arming Output Configuration

A_CFG[2]	A_CFG[1]	A_CFG[0]	Operating Mode Output Type		Reference
0	0	0	Arm Output Disabled	Hi Impedance	
0	0	1	PCM Output Digital Output		Section 3.8.9.1
0	1	0	Moving Average Mode	Moving Average Mode Active High with Pulldown Current	
0	1	1	Moving Average Mode	Active Low with Pullup Current	Section 3.8.9.1
1	0	0	Count Mode	Active High with Pulldown Current	Section 3.8.9.2
1	0	1	Count Mode	Active Low with Pullup Current	Section 3.8.9.2
1	1	0	Unfiltered Mode	Unfiltered Mode Active High with Pulldown Current	
1	1	1	Unfiltered Mode Active Low with Pullup Current		Section 3.8.9.3

## 3.1.7 Axis Configuration Registers (DEVCFG\_X, DEVCFG\_Y)

The Axis configuration registers are read/write registers which contain axis specific configuration information. These registers can be written during initialization, but are locked once the ENDINIT bit is set. These registers are included in the writable register CRC check. Refer to Section 3.2.2 for details.

#### Table 10. Axis Configuration Registers

Location			Bit							
Address	Register	7	6	5	4	3	2	1	0	
\$0C	DEVCFG_X	ST_X	Reserved	Reserved	Reserved	LPF_X[3]	LPF_X[2]	LPF_X[1]	LPF_X[0]	
\$0D	DEVCFG_Y	ST_Y	Reserved	Reserved	Reserved	LPF_Y[3]	LPF_Y[2]	LPF_Y[1]	LPF_Y[0]	
Reset	t Value	0	0	0	0	0	0	0	0	



## 3.1.7.1 Self-test Control (ST\_X, ST\_Y)

The ST\_X and ST\_Y bits enable and disable the self-test circuitry for their respective axes. Self-test circuitry is enabled if a logic '1' is written to ST\_X, or ST\_Y and the ENDINIT bit has not been set. Enabling the self-test circuitry results in a positive acceleration value on the enabled axis. Self-test deflection values are specified in Section 2.4. ST\_X and ST\_Y are always cleared following internal reset.

When the self-test circuitry is active, the offset cancellation block and the offset monitor status are suspended, and the status bits in the Acceleration Data Request Response will indicate "Self-test Active". Reference Section 3.8.4 and Section 4.2 for details. When the self-test circuitry is disabled by clearing the ST\_X or ST\_Y bit, the offset monitor remains disabled until the time  $t_{ST\_OMB}$ , specified in Section 2.5, expires. However, the status bits in the Acceleration Data Request Response will immediately indicate that self-test has been deactivated.

## 3.1.7.2 Reserved Bits (Reserved)

Bits 6 through 4 of the DEVCFG\_X and DEVCFG\_Y registers are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

## 3.1.7.3 Low-Pass Filter Selection Bits (LPF\_X[3:0], LPF\_Y[3:0])

The Low Pass Filter selection bits independently select a low-pass filter for each axis as shown in Table 11. Refer to Section 3.8.3 for details regarding filter configurations.

LPF_X[3] / LPF_Y[3]	LPF_X[2] / LPF_Y[2]	LPF_X[1] / LPF_Y[1]	LPF_X[0] / LPF_Y[0]	Low Pass Filter Selected	Nominal Sample Rate ( $\mu$ s)
0	0	0	0	100 Hz, 4 pole	8
0	0	0	1	300 Hz, 4 Pole	8
0	0	1	0	400 Hz, 4 Pole	8
0	0	1	1	800 Hz, 4 Pole	8
0	1	0	0	1000 Hz, 4 pole	8
0	1	0	1	400 Hz, 3 Pole	8
0	1	1	0	Reserved	Reserved
0	1	1	1	Reserved	Reserved
1	0	0	0	50 Hz, 4 pole	16
1	0	0	1	150 Hz, 4 Pole	16
1	0	1	0	200 Hz, 4 Pole	16
1	0	1	1	400 Hz, 4 Pole	16
1	1	0	0	500 Hz, 4 Pole	16
1	1	0	1	200 Hz, 3 Pole 16	
1	1	1	0	Reserved	Reserved
1	1	1	1	Reserved	Reserved

#### Table 11. Low Pass Filter Selection Bits

Note: Filter characteristics do not include g-cell frequency response.

## 3.1.8 Arming Configuration Registers (ARMCFGX, ARMCFGY)

The arming configuration registers contain configuration information for the arming function. The values in these registers are only relevant if the arming function is operating in moving average mode, or count mode.

These registers can be written during initialization but are locked once the ENDINIT bit is set. Refer to Section 3.1.6.2. These registers are included in the writable register CRC check. Refer to Section 3.2.2 for details.

Loca	ation	Bit							
Address	Register	7	6	5	4	3	2	1	0
\$0E	ARMCFGX	Reserved	Reserved	APS_X[1]	APS_X[0]	AWS_XN[1]	AWS_XN[0]	AWS_XP[1]	AWS_XP[0]
\$0F	ARMCFGY	Reserved	Reserved	APS_Y[1]	APS_Y[0]	AWS_YN[1]	AWS_YN[0]	AWS_YP[1]	AWS_YP[0]
Reset	Value	0	0	0	0	1	1	1	1



## 3.1.8.1 Reserved Bits (Reserved)

Bits 7 through 6 of the ARMCFGX and ARMCFGY registers are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

## 3.1.8.2 Arming Pulse Stretch (APS\_X[1:0], APS\_Y[1:0])

The APS\_X[1:0] and APS\_Y[1:0] bits set the programmable pulse stretch time for the arming outputs. Refer to Section 3.8.9 for more details regarding the arming function.

#### Table 13. Arming Pulse Stretch Definitions

APS_X[1], APS_Y[1]	APS_X[0], APS_Y[0]	Pulse Stretch Time <sup>(1)</sup> (Typical Oscillator)
0	0	0 mS
0	1	16.256 ms to 16.384 ms
1	0	65.408 ms to 65.536 ms
1	1	261.888 ms to 262.016 ms

1.Pulse stretch times are derived from the internal oscillator, so the tolerance on this oscillator applies.

## 3.1.8.3 Arming Window Size (AWS\_Xx[1:0], AWS\_Yx[1:0])

The AWS\_Xx[1:0] and AWS\_Yx[1:0] bits have a different function depending on the state of the A\_CFG bits in the DEVCFG register.

If the arming function is set to moving average mode, the AWS bits set the number of acceleration samples used for the arming function moving average. The number of samples is set independently for each axis and polarity. If the arming function is set to count mode, the AWS bits set the sample count limit for the arming function. The sample count limit is set independently for each axis.

Refer to Section 3.8.9 for more details regarding the arming function.

#### Table 14. X-axis Positive Arming Window Size Definitions (Moving Average Mode)

AWS_XP[1]	AWS_XP[0]	X-axis Positive Window Size
0	0	2
0	1	4
1	0	8
1	1	16

#### Table 15. X-axis Negative Arming Window Size Definitions (Moving Average Mode)

AWS_XN[1]	AWS_XN[0]	X-axis Negative Window Size
0	0	2
0	1	4
1	0	8
1	1	16

#### Table 16. Y-axis Positive Arming Window Size Definitions (Moving Average Mode)

AWS_YP[1]	AWS_YP[0]	Y-axis Positive Window Size
0	0	2
0	1	4
1	0	8
1	1	16



## Table 17. Y-axis Negative Arming Window Size Definitions (Moving Average Mode)

AWS_YN[1]	AWS_YN[0]	Y-axis Negative Window Size
0	0	2
0	1	4
1	0	8
1	1	16

## Table 18. Arming Count Limit Definitions (Count Mode)

AWS_XN[1]	AWS_XN[0]	AWS_XP[1]	AWS_XP[0]	X-axis Sample Count Limit
Don't Care	Don't Care	0	0	1
Don't Care	Don't Care	0	1	3
Don't Care	Don't Care	1	0	7
Don't Care	Don't Care	1	1	15

## Table 19. Arming Count Limit Definitions (Count Mode)

AWS_YN[1]	AWS_YN[0]	AWS_YP[1]	AWS_YP[0]	Y-axis Sample Count Limit
Don't Care	Don't Care	0	0	1
Don't Care	Don't Care	0	1	3
Don't Care	Don't Care	1	0	7
Don't Care	Don't Care	1	1	15



## 3.1.9 Arming Threshold Registers (ARMT\_XP, ARMT\_XN, ARMT\_YP, ARMT\_YN)

These registers contain the X-axis and Y-axis positive and negative thresholds to be used by the arming function. Refer to Section 3.8.9 for more details regarding the arming function.

These registers can be written during initialization but are locked once the ENDINIT bit is set. Refer to Section 3.1.6.2. These registers are included in the writable register CRC check. Refer to Section 3.2.2 for details.

Loca	ation	Bit							
Address	Register	7	6	5	4	3	2	1	0
\$10	ARMT_XP	AT_XP[7]	AT_XP[6]	AT_XP[5]	AT_XP[4]	AT_XP[3]	AT_XP[2]	AT_XP[1]	AT_XP[0]
\$11	ARMT_YP	AT_YP[7]	AT_YP[6]	AT_YP[5]	AT_YP[4]	AT_YP[3]	AT_YP[2]	AT_YP[1]	AT_YP[0]
\$12	ARMT_XN	AT_XN[7]	AT_XN[6]	AT_XN[5]	AT_XN[4]	AT_XN[3]	AT_XN[2]	AT_XN[1]	AT_XN[0]
\$13	ARMT_YN	AT_YN[7]	AT_YN[6]	AT_YN[5]	AT_YN[4]	AT_YN[3]	AT_YN[2]	AT_YN[1]	AT_YN[0]
Reset	Value	0	0	0	0	0	0	0	0

#### Table 20. Arming Threshold Registers

The values programmed into the threshold registers are the threshold values used for the arming function as described in Section 3.8.9. The threshold registers hold independent unsigned 8-bit values for each axis and polarity. Each threshold increment is equivalent to one output LSB. Table 21 shows examples of some threshold register values and the corresponding threshold.

Table 21. Threshold Register Value Examples

Axis Type		Programme	d Thresholds		
Range ( <i>g</i> )	Sensitivity (g/LSB)	Positive (Decimal)	Negative (Decimal)	Positive Threshold ( <i>g</i> )	Negative Threshold ( <i>g</i> )
20	0.04097	100	50	4.10	-2.05
20	0.04097	255	0	10.45	Disabled
50	0.1024	50	20	5.12	-2.05
120	0.24414	20	10	4.88	-2.44

If either the positive or negative threshold for one axis is programmed to \$00, comparisons are disabled for only that polarity. The arming function still operates for the opposite polarity. If both the positive and negative arming thresholds for one axis are programmed to \$00, the Arming function for the associated axis is disabled, and the associated output pin is disabled, regardless of the value of the A\_CFG bits in the DEVCFG register.

## 3.1.10 Device Status Register (DEVSTAT)

The device status register is a read-only register. A read of this register clears the status flags affected by transient conditions. Reference Section 4.5 for details on the MMA68xx response for each status condition.

#### Table 22. Device Status Register

Location		Bit								
Address	Register	7	6	5	4	3	2	1	0	
\$14	DEVSTAT	UNUSED	IDE	SDOV	DEVINIT	MISOERR	OFF_Y	OFF_X	DEVRES	

## 3.1.10.1 Unused Bit (UNUSED)

The unused bit has no impact on operation or performance. When read this bit may be '1' or '0'.

## 3.1.10.2 Internal Data Error Flag (IDE)

The internal data error flag is set if a customer or OTP register data CRC fault or other internal fault is detected as defined in Section 4.5.5. The internal data error flag is cleared by a read of the DEVSTAT register. If the error is associated with a CRC fault in the writable register array, the fault will be re-asserted and will require a device reset to clear. If the error is associated with the data stored in the fuse array, the fault will be re-asserted even after a device reset.



## 3.1.10.3 Sigma Delta Modulator Over Range Flag (SDOV)

The sigma delta modulator over range flag is set if the sigma delta modulator for either axis becomes saturated. The SDOV flag is cleared by a read of the DEVSTAT register.

## 3.1.10.4 Device Initialization Flag (DEVINIT)

The device initialization flag is set during the interval between negation of internal reset and completion of internal device initialization. DEVINIT is cleared automatically. The device initialization flag is not affected by a read of the DEVSTAT register.

## 3.1.10.5 SPI MISO Data Mismatch Error Flag (MISOERR)

The MISO data mismatch flag is set when a MISO Data mismatch fault occurs as specified in Section 4.5.2. The MISOERR flag is cleared by a read of the DEVSTAT register.

## 3.1.10.6 Offset Monitor Over Range Flags (OFF\_X, OFFSET\_Y)

The offset monitor over range flags are set if the acceleration signal of the associated axis reaches the specified offset limit. The offset monitor over range flags are cleared by a read of the DEVSTAT register.

## 3.1.10.7 Device Reset Flag (DEVRES)

The device reset flag is set during device initialization following a device reset. The device reset flag is cleared by a read of the DEVSTAT register.

## 3.1.11 Count Register (COUNT)

The count register is a read-only register which provides the current value of a free-running 8-bit counter derived from the primary oscillator. A 10-bit pre-scaler divides the primary oscillator frequency by 1024. Thus, the value in the register increases by one count every 128  $\mu$ s and the counter rolls over every 32.768 ms.

#### Table 23. Count Register

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
\$15	COUNT	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]
Reset Value		0	0	0	0	0	0	0	0

## 3.1.12 Offset Correction Value Registers (OFFCORR\_X, OFFCORR\_Y)

The offset correction value registers are read-only registers which contain the most recent offset correction increment / decrement value from the offset cancellation circuit. The values stored in these registers indicate the amount of offset correction being applied to the SPI output data. The values have a resolution of 1 LSB.

#### Table 24. Offset Correction Value Register

Location		Bit							
Address	Register	7	6	5	4	3	2	1	0
\$16	OFFCORR_X	OFFCORR_X[7]	OFFCORR_X[6]	OFFCORR_X[5]	OFFCORR_X[4]	OFFCORR_X[3]	OFFCORR_X[2]	OFFCORR_X[1]	OFFCORR_X[0]
\$17	OFFCORR_Y	OFFCORR_Y[7]	OFFCORR_Y[6]	OFFCORR_Y[5]	OFFCORR_Y[4]	OFFCORR_Y[3]	OFFCORR_Y[2]	OFFCORR_Y[1]	OFFCORR_Y[0]
Reset Value		0	0	0	0	0	0	0	0

## 3.1.13 Reserved Registers (Reserved)

Registers \$1C and \$1D are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

#### Table 25. Reserved Registers

Location		Bit								
Address	Register	7	6	5	4	3	2	1	0	
\$1C	Reserved									
\$1D	Reserved									
Reset Value		0	0	0	0	0	0	0	0	



## 3.2 Customer Accessible Data Array CRC Verification

## 3.2.1 OTP Shadow Register Array CRC Verification

The OTP shadow register array is verified for errors using a 3-bit CRC. The CRC verification uses a generator polynomial of  $g(x) = X^3 + X + 1$ , with a seed value = '111'. If a CRC error is detected in the OTP array, the IDE bit is set in the DEVSTAT register.


## 3.2.2 Writable Register CRC Verification

The writable registers in the data array are verified for errors using a 3-bit CRC. The CRC verification is enabled only when the ENDINIT bit is set in the DEVCFG register. The CRC verification uses a generator polynomial of  $g(x) = X^3 + X + 1$ , with a seed value = '111'. If a CRC error is detected in the writable register array, the IDE bit is set in the DEVSTAT register.



## 3.3 Voltage Regulators

Separate internal voltage regulators supply the analog and digital circuitry. External filter capacitors are required, as shown in Figure 1. The voltage regulator module includes voltage monitoring circuitry which indicates a device reset until the external supply and all internal regulated voltages are within predetermined limits. A reference generator provides a stable voltage which is used by the  $\Sigma\Delta$  converters.







## 3.3.1 C<sub>REG</sub> Failure Detection

The digital supply voltage regulator is designed to be unstable with low capacitance. If the connection to the  $V_{REG}$  capacitor becomes open, the digital supply voltage will oscillate and cause either an undervoltage, or overvoltage failure within one internal sample time. This failure will result in one of the following:

- 1. The DEVRES flag in the DEVSTAT register will be set. MMA68xx will respond to SPI acceleration requests as defined in Table 30.
- 2. MMA68xx will be held in RESET and be non-responsive to SPI requests.

## 3.3.2 C<sub>REGA</sub> Failure Detection

The analog supply voltage regulator is designed to be unstable with low capacitance. If the connection to the  $V_{REGA}$  capacitor becomes open, the analog supply voltage will oscillate and cause either an undervoltage, or overvoltage failure within one internal sample time. The DEVRES flag in the DEVSTAT register will be set. MMA68xx will respond to SPI acceleration requests as defined in Table 30.

Note: This feature is only supported with a  $V_{CC}$  supply voltage in the range of 4.75 V to 5.25 V.

## 3.3.3 V<sub>SS</sub> and V<sub>SSA</sub> Ground Loss Monitor

MMA68xx detects the loss of ground connection to either  $V_{SS}$  or  $V_{SSA}$ . A loss of ground connection to  $V_{SS}$  will result in a  $V_{REG}$  overvoltage failure. A loss of ground connection to  $V_{SSA}$  will result in a  $V_{REG}$  undervoltage failure. Both failures result in a device reset.

#### 3.3.4 SPI Initiated Reset

In addition to voltage monitoring, a device reset can be initiated by a specific series of three write operations involving the RES\_1 and RES\_0 bits in the DEVCTL register. Reference Section 3.1.5.1. for details regarding the SPI initiated reset.

## 3.4 Internal Oscillator

MMA68xx includes a factory trimmed oscillator as specified in Section 2.6.

#### 3.4.1 Oscillator Monitor

The COUNT register in the customer accessible array is a read-only register which provides the current value of a free-running 8-bit counter derived from the primary oscillator. A 10-bit pre-scaler divides the primary oscillator by 1024. Thus, the value in the COUNT register increases by one count every 128  $\mu$ s, and the register rolls over every 32.768 ms. The SPI master can periodically read the COUNT register, and verify the difference between subsequent register reads against the system time base.

1. The SPI access rates and deviations must be taken into account for this oscillator verification.

## 3.5 Transducer

The MMA68xx transducer is an overdamped mass-spring-damper system described by the following transfer function:

$$H(s) = \frac{\omega_n^2}{s^2 + 2 \cdot \xi \cdot \omega_n \cdot s + \omega_n^2}$$


where:

ξ = Damping Ratio  $ω_n = Natural Frequency = 2*Π*f_n$ Reference Section 2.4 for transducer parameters.



## 3.6 Self-test Interface

The self-test interface applies a voltage to the g-cell, causing deflection of the proof mass. The self-test interface is controlled through SPI write operations to the DEVCFG\_X and DEVCFG\_Y registers described in Section 3.1.7. The ENDINIT bit in the DEVCFG register must also be low to enable self-test. A diagram of the self-test interface is shown in Figure 10.



#### Figure 10. Self-test Interface

The raw self-test deflection can be verified against raw self-test limits using the following equations:

 $\Delta ST_{MINI \ IMIT} = FLOOR \cdot (\Delta ST_{MIN}) \cdot [SENS \cdot (1 - \Delta SENS)]$ 

 $\Delta ST_{MAXLIMIT} = CEIL \cdot (\Delta ST_{MAX}) \cdot [SENS \cdot (1 + \Delta SENS)]$ 

where:

$\Delta ST_{MIN}$	The minimum self-test deflection over temperature as specified in Section 2.4.
$\Delta ST_{MAX}$	The maximum self-test deflection over temperature as specified in Section 2.4.
SENS	The sensitivity of the device
$\Delta SENS$	The sensitivity tolerance