# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Document Number: MMA68xx Rev. 5, 03/2012

**√**RoHS



# **Dual-Axis SPI Inertial Sensor**

MMA68xx, a SafeAssure solution, is a SPI-based, 2-axis, medium-g, overdamped lateral accelerometer designed for use in automotive airbag systems.


#### Features


- ±20g to ±120g full-scale range, independently specified for each axis
- 3.3V or 5V single supply operation
- SPI-compatible serial interface
- 10-bit digital signed or unsigned SPI data output
- · Independent programmable arming functions for each axis
- Twelve low-pass filter options, ranging from 50 Hz to 1000 Hz
- Optional offset cancellation with > 6s averaging period and < 0.25 LSB/s slew rate
- Pb-Free 16-Pin QFN-6 by 6 Package

#### **Referenced Documents**

AECQ100, Revision G, dated May 14, 2007 (<u>http://www.aecouncil.com/</u>)

| C            | ORDERING INFORMATION |                 |             |  |  |  |  |  |
|--------------|----------------------|-----------------|-------------|--|--|--|--|--|
| Device       | X-Axis<br>Range      | Y-Axis<br>Range | Shipping    |  |  |  |  |  |
| MMA6811BKW   | ±60g                 | ±25g            | Tubes       |  |  |  |  |  |
| MMA6813BKW   | ±50g                 | ±50g            | Tubes       |  |  |  |  |  |
| MMA6821BKW   | ±120g                | ±25g            | Tubes       |  |  |  |  |  |
| MMA6823BKW   | ±120g                | ±60g            | Tubes       |  |  |  |  |  |
| MMA6825BKW   | ±100g                | ±100g           | Tubes       |  |  |  |  |  |
| MMA6826BKW   | ±60g                 | ±60g            | Tubes       |  |  |  |  |  |
| MMA6827BKW   | ±120g                | ±120g           | Tubes       |  |  |  |  |  |
| MMA6811BKWR2 | ±60g                 | ±25g            | Tape & Reel |  |  |  |  |  |
| MMA6813BKWR2 | ±50g                 | ±50g            | Tape & Reel |  |  |  |  |  |
| MMA6821BKWR2 | ±120g                | ±25g            | Tape & Reel |  |  |  |  |  |
| MMA6823BKWR2 | ±120g                | ±60g            | Tape & Reel |  |  |  |  |  |
| MMA6825BKWR2 | ±100g                | ±100g           | Tape & Reel |  |  |  |  |  |
| MMA6826BKWR2 | ±60g                 | ±60g            | Tape & Reel |  |  |  |  |  |
| MMA6827BKWR2 | ±120g                | ±120g           | Tape & Reel |  |  |  |  |  |







# **Application Diagram**





Figure 1. Application Diagram

#### **Table 1. External Component Recommendations**

| Ref Des | Туре    | Description                   | Purpose   |
|---------|---------|-------------------------------|---|
| C1      | Ceramic | 0.1 μF, 10%, 10V Minimum, X7R | V <sub>CC</sub> Power Supply Decoupling                 |
| C2      | Ceramic | 1 μF, 10%, 10V Minimum, X7R   | Voltage Regulator Output Capacitor (C <sub>REG</sub> )  |
| C3      | Ceramic | 1 μF, 10%, 10V Minimum, X7R   | Voltage Regulator Output Capacitor (C <sub>REGA</sub> ) |

## **Device Orientation**



EARTH GROUND

Figure 2. Device Orientation Diagram

#### MMA68xx

**Internal Block Diagram** 





Figure 3. Block Diagram

# 1 Pin Connections





## Table 2. Pin Description

|     | -                        | -                                    |   |
|-----|--------------------------|--------------------------------------|---|
| Pin | Pin<br>Name              | Formal Name                          | Definition  |
| 1   | V <sub>REGA</sub>        | Analog<br>Supply                     | This pin is connected to the power supply for the internal analog circuitry. An external capacitor must be connected between this pin and $V_{SSA}$ . Reference Figure 1.   |
| 2   | V <sub>SS</sub>          | Digital GND                          | This pin is the power supply return node for the digital circuitry.   |
| 3   | V <sub>REG</sub>         | Digital<br>Supply                    | This pin is connected to the power supply for the internal digital circuitry. An external capacitor must be connected between this pin and $V_{SS}$ . Reference Figure 1.   |
| 4   | V <sub>SS</sub>          | Digital GND                          | This pin is the power supply return node for the digital circuitry.   |
| 5   | ARM_Y/<br>PCM_Y          | Y-Axis<br>Arm Output /<br>PCM Output | The function of this pin is configurable via the DEVCFG register as described in Section 3.1.6.5. When the arming output is selected, ARM_Y can be configured as an open drain, active low output with a pullup current; or an open drain, active high output with a pulldown current. Alternatively, this pin can be configured as a digital output with PCM signal proportional to the Y axis acceleration data. Reference Section 3.8.9 and Section 3.8.9.1. If unused, this pin must be left unconnected.   |
| 6   | ARM_X/<br>PCM_X          | X-Axis<br>Arm Output /<br>PCM Output | The function of this pin is configurable via the DEVCFG register as described in Section 3.1.6.5. When the arming output is selected, ARM_X can be configured as an open drain, active low output with a pullup current; or an open drain, active high output with a pulldown current. Alternatively, this pin can be configured as a digital output with a PCM signal proportional to the X-axis acceleration data. Reference Section 3.8.9 and Section 3.8.9.1. If unused, this pin must be left unconnected. |
| 7   | TEST/<br>V <sub>PP</sub> | Programming<br>Voltage               | This pin provides the power for factory programming of the OTP registers. This pin must be connected to $V_{SS}$ in the application.  |
| 8   | MISO                     | SPI Data Out                         | This pin functions as the serial data output for the SPI port.  |
| 9   | V <sub>CC</sub>          | Supply                               | This pin supplies power to the device. An external capacitor must be connected between this pin and $V_{SS}$ .<br>Reference Figure 1.   |
| 10  | SCLK                     | SPI Clock                            | This input pin provides the serial clock to the SPI port. An internal pulldown device is connected to this pin.   |
| 11  | MOSI                     | SPI Data In                          | This pin functions as the serial data input to the SPI port. An internal pulldown device is connected to this pin.  |
| 12  | CS                       | Chip Select                          | This input pin provides the chip select for the SPI port. An internal pullup device is connected to this pin.   |
| 13  | V <sub>SSA</sub>         | Analog GND                           | This pin is the power supply return node for analog circuitry.  |
| 14  | N/C                      | No Connect                           | No Connection   |
| 15  | N/C                      | No Connect                           | No Connection   |
| 16  | V <sub>SSA</sub>         | Analog GND                           | This pin is the power supply return node for analog circuitry.  |
| 17  | PAD                      | Die Attach Pad                       | This pin is the die attach flag, and is internally connected to V <sub>SS</sub> .   |
|     | Corner<br>Pads           | Corner Pads                          | The corner pads are internally connected to V <sub>SS</sub> .   |

#### MMA68xx

# 2 Electrical Characteristics

# 2.1 Maximum Ratings

Maximum ratings are the extreme limits to which the device can be exposed without permanently damaging it.

| #              | Rating   | Symbol   | Value                         | Unit        | ]                 |
|----------------|--|--|-------------------------------|-------------|-------------------|
| 1              | Supply Voltage   | V <sub>CC</sub>  | -0.3 to +7.0                  | V           | (3)               |
| 2              | C <sub>REG</sub> , C <sub>REGA</sub>   | V <sub>REG</sub>   | -0.3 to +3.0                  | V           | (3)               |
| 3              | SCLK, CS, MOSI, V <sub>PP</sub> /TEST  | V <sub>IN</sub>  | -0.3 to V <sub>CC</sub> + 0.3 | V           | (3)               |
| 4              | ARM_X, ARM_Y   | V <sub>IN</sub>  | -0.3 to V <sub>CC</sub> + 0.3 | V           | (3)               |
| 5              | MISO (high impedance state)  | V <sub>IN</sub>  | -0.3 to V <sub>CC</sub> + 0.3 | V           | (3)               |
| 6              | Acceleration without hitting internal g-cell stops   | g <sub>gcell_Clip</sub>                                  | ±500                          | g           | (3, 18)           |
| 7              | Acceleration without saturation of internal circuitry  | gadc_Clip  | ±375                          | g           | (3)               |
| 8              | Powered Shock (six sides, 0.5 ms duration)   | 9 <sub>pms</sub>   | ±1500                         | g           | (5, 18)           |
| 9              | Unpowered Shock (six sides, 0.5 ms duration)   | 9 <sub>shock</sub>                                       | ±2000                         | g           | (5, 18)           |
| 10             | Drop Shock (to concrete surface)   | h <sub>DROP</sub>  | 1.2                           | m           | (5)               |
| 11<br>12<br>13 | Electrostatic Discharge<br>Human Body Model (HBM)<br>Charge Device Model (CDM)<br>Machine Model (MM) | V <sub>ESD</sub><br>V <sub>ESD</sub><br>V <sub>ESD</sub> | ±2000<br>±750<br>±200         | V<br>V<br>V | (5)<br>(5)<br>(5) |
| 14             | Storage Temperature Range  | T <sub>stg</sub>   | -40 to +125                   | °C          | (5)               |
| 15             | Thermal Resistance - Junction to Case  | θ <sub>JC</sub>  | 2.5                           | °C/W        | (14)              |

# 2.2 Operating Range

The operating ratings are the limits normally expected in the application and define the range of operation.

| #        | Characteristic   | Symbol            | Min                      | Тур                              | Max                     | Units  | ]          |
|----------|--|-------------------|--------------------------|----------------------------------|-------------------------|--------|------------|
| 16<br>17 | ······································                             | V <sub>CC</sub>   | V <sub>L</sub><br>+3.135 | V <sub>TYP</sub><br>+3.3<br>+5.0 | V <sub>H</sub><br>+5.25 | V<br>V | (15<br>(15 |
| 18       | Operating Ambient Temperature Range<br>Verified by 100% Final Test | T <sub>A</sub>    | T <sub>L</sub><br>-40    |                                  | T <sub>H</sub><br>+105  | С      | (1         |
| 19       | Power-on Ramp Rate (V <sub>CC</sub> )                              | V <sub>CC_r</sub> | 0.000033                 | —                                | 3300                    | V/µs   | (19        |

# 2.3 Electrical Characteristics - Power Supply and I/O

 $V_L \leq (V_{CC}$  -  $V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, |\Delta T_A| < 25$  K/min unless otherwise specified

| #                                      | Characteristic  |        | Symbol  | Min  | Тур          | Max  | Units                        |  |
|--|---|--------|---|--|--------------|--|------------------------------|--|
| 20                                     | Supply Current  | *      | I <sub>DD</sub>   | 4.0  | —            | 9.0  | mA                           | (1)  |
| 21<br>22<br>23<br>24<br>25<br>26<br>27 | Vower Supply Monitor Thresholds (See Figure 8) $V_{CC}$ Undervoltage (Falling) $V_{REG}$ Undervoltage (Falling) $V_{REG}$ Overvoltage (Rising) $V_{REGA}$ Undervoltage (Rising) $V_{REGA}$ Overvoltage (Rising) $V_{REGA}$ Overvoltage (Rising) $V_{CC}$ Undervoltage (Rising) $V_{CC}$ Undervoltage (Rising) $V_{CC}$ Undervoltage (Falling) $V_{CC}$ Undervoltage (Falling) $V_{REG}$ Undervoltage (Falling) $V_{REG}$ Undervoltage (Falling) |        | V <sub>CC_UV_f</sub><br>V <sub>REG_UV_f</sub><br>V <sub>REGA_UV_f</sub><br>V <sub>REGA_OV_r</sub><br>V <sub>HYST</sub><br>V <sub>HYST</sub> | 2.74<br>2.10<br>2.65<br>2.20<br>2.65<br>65<br>20 |              | 3.02<br>2.25<br>2.85<br>2.35<br>2.85<br>110<br>210 | V<br>V<br>V<br>V<br>MV<br>mV | (3, 6)<br>(3, 6)<br>(3, 6)<br>(3, 6)<br>(3, 6)<br>(3, 6)<br>(3)<br>(3) |
| 28                                     | V <sub>REGA</sub> Undervoltage, V <sub>REGA</sub> Overvoltage   |        | V <sub>HYST</sub>   | 20   | 100          | 150  | mV                           | (3)  |
| 29<br>30<br>31                         | Power Supply RESET Thresholds<br>(See Figure 5, and Figure 8)<br>V <sub>REG</sub> Undervoltage RESET (Falling)<br>V <sub>REG</sub> Undervoltage RESET (Rising)<br>V <sub>REG</sub> RESET Hysteresis   | *      | V <sub>REG_UVR_f</sub><br>V <sub>REG_UVR_r</sub><br>V <sub>HYST</sub>   | 1.764<br>1.876<br>80                             |              | 2.024<br>2.152<br>140                              | V<br>V<br>mV                 | (3, 6)<br>(3, 6)<br>(3)  |
| 32<br>33                               | Internally Regulated Voltages<br>V <sub>REG</sub><br>V <sub>REGA</sub>  | *<br>* | V <sub>REG</sub><br>V <sub>REGA</sub>   | 2.42<br>2.42                                     | 2.50<br>2.50 | 2.58<br>2.58                                       | V<br>V                       | (1, 3)<br>(1, 3)   |
| 34<br>35                               | External Filter Capacitor (C <sub>REG</sub> , C <sub>REGA</sub> )<br>Value<br>ESR (including interconnect resistance)   |        | C <sub>REG</sub><br>ESR   | 700  | 1000         | 1500<br>400  | nF<br>mΩ                     | (19)<br>(19)   |
| 36<br>37                               | Power Supply Coupling 50 kHz $\leq f_n \leq$ 300 kHz 4 MHz $\leq f_n \leq$ 100 MHz  |        |   |  |              | 0.004<br>0.004                                     | LSB/mv<br>LSB/mv             | (19)<br>(19)   |
| 38<br>39                               | Output High Voltage (MISO, PCM_X, PCM_Y)<br>3.15V $\leq$ (V <sub>CC</sub> - V <sub>SS</sub> ) $\leq$ 3.45V (I <sub>Load</sub> = -1 mA)<br>4.75V $\leq$ (V <sub>CC</sub> - V <sub>SS</sub> ) $\leq$ 5.25V (I <sub>Load</sub> = -1 mA)  | *      | V <sub>OH_3</sub><br>V <sub>OH_5</sub>  | V <sub>CC</sub> - 0.2<br>V <sub>CC</sub> - 0.4   |              | —  | V<br>V                       | (2,3)<br>(2,3)   |
| 40<br>41                               | $\begin{array}{l} \text{Output Low Voltage (MISO PCM_X, PCM_Y)} \\ 3.15V \leq (V_{CC} \cdot V_{SS}) \leq 3.45\dot{V} \; (I_{Load} = 1 \; \text{mA}) \\ 4.75V \leq (V_{CC} \cdot V_{SS}) \leq 5.25V \; (I_{Load} = 1 \; \text{mA}) \end{array}$  | *      | V <sub>OL_3</sub><br>V <sub>OL_5</sub>  |  |              | 0.2<br>0.4   | V<br>V                       | (2, 3)<br>(2, 3)   |
| 42<br>43                               | Open Drain Output High Voltage (ARM_X, ARM_Y)<br>3.15V $\leq$ (V <sub>CC</sub> - V <sub>SS</sub> ) $\leq$ 3.45V (I <sub>ARM</sub> = -1 mA)<br>4.75V $\leq$ (V <sub>CC</sub> - V <sub>SS</sub> ) $\leq$ 5.25V (I <sub>ARM</sub> = -1 mA)   | *      | V <sub>ODH_3</sub><br>V <sub>ODH_5</sub>  | V <sub>CC</sub> - 0.2<br>V <sub>CC</sub> - 0.4   |              |  | V<br>V                       | (2, 3)<br>(2, 3)   |
| 44<br>45                               | $\begin{array}{l} \mbox{Open Drain Output Pulldown Current (ARM_X, ARM_Y)} \\ 3.15V \leq (V_{CC} \cdot V_{SS}) \leq 3.45V \; (V_{ARM} = 1.5 \; V) \\ 4.75V \leq (V_{CC} \cdot V_{SS}) \leq 5.25V \; (V_{ARM} = 1.5 \; V) \end{array}$   | *      | I <sub>ODPD_3</sub><br>I <sub>ODPD_5</sub>  | 50<br>50   |              | 100<br>100   | μΑ<br>μΑ                     | (2, 3)<br>(2,3)  |
|  | $\begin{array}{l} \mbox{Open Drain Output Low Voltage (ARM_X, ARM_Y)} \\ 3.15V \leq (V_{CC} \cdot V_{SS}) \leq 3.45V \; (I_{ARM} = 1 \; mA) \\ 4.75V \leq (V_{CC} \cdot V_{SS}) \leq 5.25V \; (I_{ARM} = 1 \; mA) \end{array}$  | *      | V <sub>ODH_3</sub><br>V <sub>ODH_5</sub>  |  |              | 0.2<br>0.4   | V<br>V                       | (2, 3)<br>(2, 3)   |
| 48<br>49                               | $\begin{array}{l} \mbox{Open Drain Output Pullup Current (ARM_X, ARM_Y)} \\ 3.15V \leq (V_{CC} \cdot V_{SS}) \leq 3.45V \; (V_{ARM} = 1.5 \; V) \\ 4.75V \leq (V_{CC} \cdot V_{SS}) \leq 5.25V \; (V_{ARM} = 1.5 \; V) \end{array}$   | *      | I <sub>ODPU_3</sub><br>I <sub>ODPU_5</sub>  | -100<br>-100                                     |              | -50<br>-50   | μΑ<br>μΑ                     | (2, 3)<br>(2, 3)   |
| 50                                     | Input High Voltage CS, SCLK, MOSI   | *      | V <sub>IH</sub>   | 2.0  | —            | —  | V                            | (3, 6)   |
| 51                                     | Input Low Voltage CS, SCLK, MOSI  | *      | V <sub>IL</sub>   |  | —            | 1.0  | V                            | (3, 6)   |
| 52                                     | Input Voltage Hysteresis CS, SCLK   | *      | V <sub>I_HYST</sub>   | 0.125  | —            | 0.500  | V                            | (19)   |
| 53<br>54                               | Input Current<br>High (at V <sub>IH</sub> ) <u>(SC</u> LK, MOSI)<br>Low (at V <sub>IL</sub> ) (CS)  | *      | l <sub>IH</sub><br>l <sub>IL</sub>  | -260<br>30                                       | -50<br>50    | -30<br>260   | μΑ<br>μΑ                     | (2, 3)<br>(2, 3)   |

# 2.4 Electrical Characteristics - Sensor and Signal Chain

 $V_L \leq (V_{CC}$  -  $V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, |\Delta T_A| < 25$  K/min unless otherwise specified

| #                          | Characteristic   | Symbol   | Min   | Тур  | Max   | Units                            | 1                                    |
|----------------------------|--|--|---|--|---|----------------------------------|--------------------------------------|
| 55<br>56<br>57<br>58       | X-Axis Digital Sensitivity (SPI, 10-bit Output)<br>50g (MMA6813)<br>60g (MMA6811, MMA6826)<br>100g (MMA6825)<br>120g (MMA6821, MMA6823)  | * SENS<br>* SENS<br>* SENS<br>* SENS<br>* SENS   | <br>  | 9.766<br>8.192<br>4.883<br>4.096           | <br>  | LSB/g<br>LSB/g<br>LSB/g<br>LSB/g | (1, 9)<br>(1, 9)<br>(1, 9)<br>(1, 9) |
| 59<br>60<br>61<br>62       | Y-Axis Digital Sensitivity (SPI, 10-bit Output)<br>25g (MMA6811, MMA6821)<br>50g (MMA6813QR)<br>60g (MMA6823, MMA6826)<br>100g (MMA6825)   | * SENS<br>* SENS<br>* SENS<br>* SENS   | <br>  | 20.479<br>9.766<br>8.192<br>4.883          | <br>  | LSB/g<br>LSB/g<br>LSB/g<br>LSB/g | (1, 9)<br>(1, 9)<br>(1, 9)<br>(1, 9) |
| 63<br>64<br>65             | $ \begin{array}{l} \mbox{Sensitivity Error} \\ T_A = 25^\circ C \\ -40^\circ C \leq T_A \leq 105^\circ C \\ -40^\circ C \leq T_A \leq 105^\circ C, V_{CC\_UV\_f} \leq V_{CC} - V_{SS} \leq V_L \end{array} $   | * ΔSENS<br>* ΔSENS<br>ΔSENS  | -4<br>-5<br>-5  |  | +4<br>+5<br>+5  | %<br>%<br>%                      | (1)<br>(1)<br>(3)                    |
| 66<br>67<br>68<br>69       | $ \begin{array}{l} \text{Offset at 0g (No Offset Cancellation)} \\ \text{10-bits, unsigned} \\ \text{10-bits, signed} \\ \text{10-bits, unsigned, } V_{\text{CC}\_\text{UV}\_f} \leq V_{\text{CC}} - V_{\text{SS}} \leq V_{\text{L}} \\ \text{10-bits, signed, } V_{\text{CC}\_\text{UV}\_f} \leq V_{\text{CC}} - V_{\text{SS}} \leq V_{\text{L}} \\ \end{array} $       | * OFFSET<br>* OFFSET<br>OFFSET<br>OFFSET   | 452<br>-60<br>452<br>-60                              | 512<br>0<br>512<br>0                       | 572<br>+60<br>572<br>+60                              | LSB<br>LSB<br>LSB<br>LSB         | (1)<br>(1)<br>(3)<br>(3)             |
| 70<br>71                   | Offset Monitor Thresholds<br>Positive Threshold (10-bits, unsigned)<br>Negative Threshold (10-bits, unsigned)  | OFFTHR <sub>POS</sub><br>OFFTHR <sub>NEG</sub>   | —   | 612<br>412                                 |   | LSB<br>LSB                       | (7)<br>(7)                           |
| 72<br>73<br>74<br>75       | Range of Output (SPI, 10-bits unsigned)<br>Normal<br>Fault Response Code<br>Unused Codes<br>Unused Codes   | RANGE<br>FAULT<br>UNUSED<br>UNUSED   | 32<br>—<br>1<br>993                                   | 0  | 992<br>—<br>31<br>1023                                | LSB<br>LSB<br>LSB<br>LSB         | (7)<br>(7)<br>(7)<br>(7)             |
| 76<br>77<br>78<br>79       | Range of Output (SPI, 10-bits, signed)<br>Normal<br>Fault Response Code<br>Unused Codes<br>Unused Codes  | RANGE<br>FAULT<br>UNUSED<br>UNUSED   | -480<br>—<br>-511<br>481                              |  | 480<br>—<br>-481<br>511                               | LSB<br>LSB<br>LSB<br>LSB         | (7)<br>(7)<br>(7)<br>(7)             |
| 80                         | Nonlinearity   | * NL <sub>OUT</sub>  | -1  | —  | 1   | % FSR                            | (3)                                  |
| 81<br>82                   | System Output Noise<br>RMS (10-bit, All Ranges, 400 Hz, 4-pole LPF)<br>Peak to Peak (10-bit, All Ranges, 400 Hz, 4-pole LPF)   | n <sub>RMS</sub><br>n <sub>P-P</sub>   |   |  | 0.5<br>1.0  | LSB<br>LSB                       | (3)<br>(3)                           |
| 83<br>84<br>85<br>86       | Cross-Axis Sensitivity<br>V <sub>Z</sub> x<br>V <sub>Y</sub> X<br>V <sub>Z</sub> Y<br>V <sub>X</sub> Y   | * V <sub>ZX</sub><br>* V <sub>YX</sub><br>* V <sub>ZY</sub><br>* V <sub>ZY</sub>               | -4<br>-4<br>-4<br>-4                                  | <br>                                       | +4<br>+4<br>+4<br>+4                                  | %<br>%<br>%                      | (3)<br>(3)<br>(3)<br>(3)             |
| 87<br>88<br>89<br>90<br>91 | $ \begin{array}{l} \label{eq:self-Test Output Change (Ref Section 3.6) \\ STMAG_X, STMAG_Y = 0, T_A = 25^\circ C \\ STMAG_X, STMAG_Y = 0, -40^\circ C \leq T_A \leq 105^\circ C \\ STMAG_X, STMAG_Y = 1, T_A = 25^\circ C \\ STMAG_X, STMAG_Y = 1, -40^\circ C \leq T_A \leq 105^\circ C \\ STMAG_X, STMAG_Y = 0, -40^\circ C \leq T_A \leq 105^\circ C \\ \end{array} $ | * ΔST <sub>Low25</sub><br>* ΔST <sub>Low</sub><br>* ΔST <sub>H125</sub><br>* ΔST <sub>H1</sub> | ∆ST <sub>MIN</sub><br>11.25<br>10.68<br>22.5<br>21.37 | ΔST <sub>NOM</sub><br>15<br>15<br>30<br>30 | ΔST <sub>MAX</sub><br>18.75<br>19.69<br>37.5<br>39.38 | g<br>g<br>g                      | (1)<br>(1)<br>(1)<br>(1)             |
| 92                         | $V_{CC \cup V_{f}} \leq V_{CC} \cdot V_{SS} \leq V_{L}$<br>STMAG_X, STMAG_Y = 1, -40°C $\leq T_{A} \leq 105°C$   | ∆ST <sub>Low</sub>   | 10.68   | 15   | 19.69   | g                                | (3)                                  |
| 93<br>94                   | V <sub>CC_UV_1</sub> ≤ V <sub>CC</sub> - V <sub>SS</sub> ≤ V <sub>L</sub><br>Self-Test Cross Axis Output<br>Y-Axis Output with X-Axis Self-Test<br>X-Axis Output with Y-Axis Self-Test   | ΔST <sub>HI</sub><br>ΔSTCrossAxis<br>ΔSTCrossAxis  | 21.37<br>-10<br>-10                                   | 30<br>                                     | 39.38<br>+10<br>+10                                   | g<br>LSB<br>LSB                  | (3)<br>(1)<br>(1)                    |
| 95                         | Acceleration (without hitting internal g-cell stops)<br>X/Y-Axis, Any Range Positive/Negative  | g <sub>g-cell_</sub> Clip  | 500   | 560  | 600   | g                                | (19)                                 |

# 2.5 Dynamic Electrical Characteristics - Signal Chain

 $V_L \leq (V_{CC}$  -  $V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, |\Delta T_A| < 25$  K/min unless otherwise specified

| #   | Characteristic  | Symbol   | Min                                       | Тур  | Max                                       | Units   |  |
|---|---|--|---|--|---|---|--|
| 96<br>97<br>98                                | DSP Sample Rate (LPF 0, 1, 2, 3, 4, 5)<br>DSP Sample Rate (LPF 8, 9, 10, 11, 12, 13)<br>Interpolation Sample Rate   | t <sub>S</sub><br>t <sub>S</sub><br>t <sub>INTERP</sub>  |   | 64/f <sub>OSC</sub><br>128/f <sub>OSC</sub><br>t <sub>S</sub> /2       |   | S<br>S<br>S                                   | (7)<br>(7)<br>(7)  |
| 99<br>100                                     | Datapath Latency (excluding g-cell and Low Pass Filter)<br>$T_S = 64/f_{OSC}$<br>$T_S = 128/f_{OSC}$  | <sup>t</sup> DataPath_8<br>tDataPath_16  | 33.0<br>51.9                              | 34.8<br>54.6   | 36.5<br>57.4                              | μs<br>μs                                      | (7, 16)<br>(7, 16)   |
| 101<br>102<br>103<br>104<br>105<br>106        | Low-Pass Filter ( $t_s = 8\mu s$ )Cutoff frequency 0: 100 Hz, 4-poleCutoff frequency 1: 300 Hz, 4-poleCutoff frequency 2: 400 Hz, 4-poleCutoff frequency 3: 800 Hz, 4-poleCutoff frequency 4: 1000 Hz, 4-poleCutoff frequency 5: 400 Hz, 3-pole   | fc0(LPF)<br>fc1(LPF)<br>fc2(LPF)<br>fc3(LPF)<br>fc3(LPF)<br>fc4(LPF)<br>fc5(LPF)   | 95<br>285<br>380<br>760<br>950<br>380     | 100<br>300<br>400<br>800<br>1000<br>400                                | 105<br>315<br>420<br>840<br>1050<br>420   | Hz<br>Hz<br>Hz<br>Hz<br>Hz<br>Hz              | (3, 7, 17)<br>(7, 17)<br>(7, 17)<br>(7, 17)<br>(7, 17)<br>(7, 17)<br>(7, 17) |
| 107<br>108<br>109<br>110<br>111<br>112        | Low-Pass Filter (t <sub>s</sub> = 16µs)<br>Cutoff frequency 8: 50 Hz, 4-pole<br>Cutoff frequency 9: 150 Hz, 4-pole<br>Cutoff frequency 10: 200 Hz, 4-pole<br>Cutoff frequency 11: 400 Hz, 4-pole<br>Cutoff frequency 12: 500 Hz, 4-pole<br>Cutoff frequency 13: 200 Hz, 3-pole                      | f <sub>C8(LPF)</sub><br>f <sub>C9(LPF)</sub><br>f <sub>C10(LPF)</sub><br>f <sub>C11(LPF)</sub><br>f <sub>C12(LPF)</sub><br>f <sub>C13(LPF)</sub>                 | 47.5<br>142.5<br>190<br>380<br>475<br>190 | 50<br>150<br>200<br>400<br>500<br>200                                  | 52.5<br>157.5<br>210<br>420<br>525<br>210 | Hz<br>Hz<br>Hz<br>Hz<br>Hz<br>Hz              | (7, 17)<br>(7, 17)<br>(7, 17)<br>(7, 17)<br>(7, 17)<br>(7, 17)<br>(7, 17)    |
| 113<br>114<br>115<br>116<br>117<br>118<br>119 | Offset Cancellation (Normal Mode, 10-bit Output)<br>Offset Averaging Period<br>Offset Slew Rate<br>Offset Update Rate<br>Offset Correction Value per Update Positive<br>Offset Correction Value per Update Negative<br>Offset Correction Threshold Positive<br>Offset Correction Threshold Negative | OFF <sub>AVEPER</sub><br>OFF <sub>SLEW</sub><br>OFF <sub>CORRP</sub><br>OFF <sub>CORRP</sub><br>OFF <sub>CORRN</sub><br>OFF <sub>THP</sub><br>OFF <sub>THN</sub> |   | 6.291456<br>0.2384<br>1049<br>0.25<br>-0.25<br>0.125<br>0.125<br>0.125 |   | s<br>LSB/s<br>LSB<br>LSB<br>LSB<br>LSB<br>LSB | (7)<br>(7)<br>(7)<br>(7)<br>(7)<br>(7)<br>(7)                                |
| 120   | Offset Monitor Bypass Time after Self-Test Deactivation   | tst_омв  | _   | 320  |   | t <sub>S</sub>                                | (3, 7)   |
| 121   | Time Between Acceleration Data Requests (Same Axis)   | t <sub>ACC_REQ</sub>   | 15  | —  | _   | μs  | (3, 7, 20)   |
| 122<br>123<br>124                             | Arming Output Activation Time (ARM_X, ARM_Y, I <sub>ARM</sub> = 200μA)<br>Moving Average and Count Arming Modes (2, 3, 4, 5)<br>Unfiltered Mode Activation Delay (Reference Figure 27)<br>Unfiltered Mode Arm Assertion Time (Reference Figure 27)  | t <sub>arm</sub><br>t <sub>arm_uf_dly</sub><br>t <sub>arm_uf_assert</sub>  | 0<br>0<br>5.00                            |  | 1.05<br>1.05<br>6.579                     | μs<br>μs<br>μs                                | (3, 12)<br>(3, 12)<br>(3)  |
| 125   | Sensing Element Natural Frequency (-40°C $\leq$ T <sub>A</sub> $\leq$ 105°C)  | f <sub>gcell</sub>   | 10791                                     |  | 15879                                     | Hz  | (19)   |
| 126   | Sensing Element Cutoff Frequency (-3 dB ref. to 0 Hz, -40°C $\leq$ T <sub>A</sub> $\leq$ 105°C)   | f <sub>gcell</sub>   | 0.851                                     |  | 2.29                                      | kHz   | (19)   |
| 127   | Sensing Element Damping Ratio (-40°C $\leq$ T <sub>A</sub> $\leq$ 105°C)  | ζ <sub>gcell</sub>   | 2.46                                      |  | 9.36                                      |   | (19)   |
| 128   | Sensing Element Delay (@100 Hz, -40°C $\leq T_A \leq 105$ °C)   | f <sub>gcell_delay</sub>   | 70  |  | 187                                       | μs  | (19)   |
| 129   | Package Resonance Frequency   | f <sub>Package</sub>   | 100                                       | —  |   | kHz   | (19)   |
| 130   | Package Quality Factor  | q <sub>Package</sub>   | 1   | —  | 5   |   | (19)   |

## 2.6 Dynamic Electrical Characteristics - Supply and SPI

| $V_{L} \leq (V_{CC} - V_{SS}) \leq V_{H}$ | $_{H}, T_{L} \leq T_{A} \leq T_{H},$ | $ \Delta T_A  < 25$ K/min unless | otherwise specified |
|---|--------------------------------------|----------------------------------|---------------------|
|---|--------------------------------------|----------------------------------|---------------------|

| #  | Characteristic   | T              | Symbol   | Min                 | Тур              | Max         | Units   |   |
|--|--|----------------|--|---------------------|------------------|-------------|---|---|
|  | Power-On Recovery Time(VCC = VCCMIN to first SPI access)<br>Power-On Recovery Time(Internal POR to first SPI access)   |                | t <sub>OP</sub><br>t <sub>OP</sub>   |                     |                  | 10<br>840   | ms<br>μs  | (3)<br>(3, 7)   |
| 133<br>134   | Internal Oscillator Frequency<br>Test Frequency - Divided from Internal Oscillator   | *              | f <sub>OSC</sub><br>f <sub>OSCTST</sub>  | 7.6<br>0.95         | 8<br>1           | 8.4<br>1.05 | MHz<br>MHz  | (7)<br>(1)  |
| 135<br>136<br>137<br>138<br>139<br>140<br>141<br>142<br>143<br>144<br>145<br>146<br>147<br>148<br>149<br>150 | Clock (SCLK) high time (90% of V <sub>CC</sub> to 90% of V <sub>CC</sub> )<br>Clock (SCLK) low time (10% of V <sub>CC</sub> to 10% of V <sub>CC</sub> )<br>Clock (SCLK) rise time (10% of V <sub>CC</sub> to 90% of V <sub>CC</sub> )<br>Clock (SCLK) rise time (90% of V <sub>CC</sub> to 90% of V <sub>CC</sub> )<br>Clock (SCLK) fall time (90% of V <sub>CC</sub> to 10% of V <sub>CC</sub> )<br>CS asserted to SCLK high ( $\overline{CS} = 10\%$ of V <sub>CC</sub> to SCLK = 10% of V <sub>CC</sub> )<br>CS asserted to MISO valid ( $\overline{CS} = 10\%$ of V <sub>CC</sub> to SCLK = 10% of V <sub>CC</sub> )<br>Data setup time (MOSI = 10/90% of V <sub>CC</sub> to SCLK = 10% of V <sub>CC</sub> )<br>MOSI Data hold time (SCLK = 90% of V <sub>CC</sub> to MISO = 10/90% of V <sub>CC</sub> )<br>SCLK low to data valid (SCLK = 10% of V <sub>CC</sub> to MISO = 10/90% of V <sub>CC</sub> )<br>SCLK low to CS high (SCLK = 10% of V <sub>CC</sub> to CS = 90% of V <sub>CC</sub> )<br>CS high to CS low (CS = 90% of V <sub>CC</sub> to CS = 90% of V <sub>CC</sub> )<br>SCLK low to CS low (SCLK = 10% of V <sub>CC</sub> to CS = 90% of V <sub>CC</sub> )<br>CS high to CS low (SCLK = 10% of V <sub>CC</sub> to CS = 90% of V <sub>CC</sub> ) | ** * * * * * * | <sup>t</sup> SCLK<br><sup>t</sup> SCLKH<br><sup>t</sup> SCLKR<br><sup>t</sup> SCLKF<br><sup>t</sup> LEAD<br><sup>t</sup> ACCESS<br><sup>t</sup> SETUP<br><sup>t</sup> HOLD_IN<br><sup>t</sup> HOLD_OUT<br><sup>t</sup> VALID<br><sup>t</sup> LAG<br><sup>t</sup> DISABLE<br><sup>t</sup> CSN<br><sup>t</sup> CLKCS<br><sup>t</sup> CSCLK | 120<br>40<br>40<br> | <br>15<br>15<br> |             | ns<br>ns<br>ns<br>ns<br>ns<br>ns<br>ns<br>ns<br>ns<br>ns<br>ns<br>ns<br>ns<br>n | (3)<br>(3)<br>(19)<br>(19)<br>(3)<br>(3)<br>(3)<br>(3)<br>(3)<br>(3)<br>(3)<br>(3)<br>(3)<br>(3 |

1. Parameters tested 100% at final test.

2. Parameters tested 100% at wafer probe.

3. Parameters verified by characterization

4. (\*) Indicates a critical characteristic.

5. Verified by qualification testing.

6. Parameters verified by pass/fail testing in production.

7. Functionality guaranteed by modeling, simulation and/or design verification. Circuit integrity assured through IDDQ and scan testing. Timing is determined by internal system clock frequency.

8. N/A

9. Devices are trimmed at 100 Hz with 1000 Hz low-pass filter option selected. Response is corrected to 0 Hz response.

10.Low-pass filter cutoff frequencies shown are -3dB referenced to 0 Hz response.

11. Power supply ripple at frequencies greater than 900 kHz should be minimized to the greatest extent possible.

12. Time from falling edge of  $\overline{CS}$  to ARM\_X, ARM\_Y output valid.

13.N/A

14.Thermal resistance between the die junction and the exposed pad; cold plate is attached to the exposed pad.

15.Device characterized at all values of V<sub>L</sub> and V<sub>H</sub>. Production test is conducted at all typical voltages (V<sub>TYP</sub>) unless otherwise noted.


16.Data path Latency is the signal latency from g-cell to SPI output disregarding filter group delays.

17. Filter characteristics are specified independently, and do not include g-cell frequency response.

18. Electrostatic Deflection Test completed during wafer probe.

19.Verified by simulation.

20.Acceleration Data Request timing constraint only applies for proper operation of the Arming Function.



Time

Figure 5. Powerup Timing




Figure 6. Serial Interface Timing

#### MMA68xx

# 3 Functional Description

## 3.1 Customer Accessible Data Array

A customer accessible data array allows for each device to be customized. The array consists of an OTP factory programmable block and read/write registers for device programmability and status. The OTP and writable register blocks incorporate independent CRC circuitry for fault detection (reference Section 3.2). The writable register block includes a locking mechanism to prevent unintended changes during normal operation. Portions of the array are reserved for factory-programmed trim values. The customer accessible data is shown in Table 3.

|      | Location   |              | Bit Function |              |                       |               |              |              |              |        |  |
|------|------------|--------------|--------------|--------------|-----------------------|---------------|--------------|--------------|--------------|--------|--|
| Addr | Register   | 7            | 6            | 5            | 4                     | 3             | 2            | 1            | 0            | Туре   |  |
| \$00 | SN0        | SN[7]        | SN[6]        | SN[5]        | SN[4]                 | SN[3]         | SN[2]        | SN[1]        | SN[0]        |        |  |
| \$01 | SN1        | SN[15]       | SN[14]       | SN[13]       | SN[12]                | SN[11]        | SN[10]       | SN[9]        | SN[8]        |        |  |
| \$02 | SN2        | SN[23]       | SN[22]       | SN[21]       | SN[20]                | SN[19]        | SN[18]       | SN[17]       | SN[16]       |        |  |
| \$03 | SN3        | SN[31]       | SN[30]       | SN[29]       | SN[28]                | SN[27]        | SN[26]       | SN[25]       | SN[24]       |        |  |
| \$04 | Reserved   | Reserved     | Reserved     | Reserved     | Reserved              | Reserved      | Reserved     | Reserved     | Reserved     | F      |  |
| \$05 | Reserved   | Reserved     | Reserved     | Reserved     | Reserved              | Reserved      | Reserved     | Reserved     | Reserved     |        |  |
| \$06 | FCTCFG_X   | STMAG_X      | 0            | 0            | 0                     | 0             | 0            | 0            | 1            |        |  |
| \$07 | FCTCFG_Y   | STMAG_Y      | 0            | 0            | 0                     | 0             | 0            | 0            | 1            |        |  |
| \$08 | PN         | PN[7]        | PN[6]        | PN[5]        | PN[4]                 | PN[3]         | PN[2]        | PN[1]        | PN[0]        |        |  |
| \$09 |            |              |              | Invalid Add  | dress: "Invalid Regis | ster Request" |              |              |              |        |  |
| \$0A | DEVCTL     | RES_1        | RES_0        | Reserved     | Reserved              | Reserved      | Reserved     | Reserved     | Reserved     |        |  |
| \$0B | DEVCFG     | Reserved     | Reserved     | ENDINIT      | SD                    | OFMON         | A_CFG[2]     | A_CFG[1]     | A_CFG[0]     |        |  |
| \$0C | DEVCFG_X   | ST_X         | Reserved     | Reserved     | Reserved              | LPF_X[3]      | LPF_X[2]     | LPF_X[1]     | LPF_X[0]     |        |  |
| \$0D | DEVCFG_Y   | ST_Y         | Reserved     | Reserved     | Reserved              | LPF_Y[3]      | LPF_Y[2]     | LPF_Y[1]     | LPF_Y[0]     |        |  |
| \$0E | ARMCFGX    | Reserved     | Reserved     | APS_X[1]     | APS_X[0]              | AWS_XN[1]     | AWS_XN[0]    | AWS_XP[1]    | AWS_XP[0]    | R/W    |  |
| \$0F | ARMCFGY    | Reserved     | Reserved     | APS_Y[1]     | APS_Y[0]              | AWS_YN[1]     | AWS_YN[0]    | AWS_YP[1]    | AWS_YP[0]    | 11/ VV |  |
| \$10 | ARMT_XP    | AT_XP[7]     | AT_XP[6]     | AT_XP[5]     | AT_XP[4]              | AT_XP[3]      | AT_XP[2]     | AT_XP[1]     | AT_XP[0]     |        |  |
| \$11 | ARMT_YP    | AT_YP[7]     | AT_YP[6]     | AT_YP[5]     | AT_YP[4]              | AT_YP[3]      | AT_YP[2]     | AT_YP[1]     | AT_YP[0]     |        |  |
| \$12 | ARMT_XN    | AT_XN[7]     | AT_XN[6]     | AT_XN[5]     | AT_XN[4]              | AT_XN[3]      | AT_XN[2]     | AT_XN[1]     | AT_XN[0]     |        |  |
| \$13 | ARMT_YN    | AT_YN[7]     | AT_YN[6]     | AT_YN[5]     | AT_YN[4]              | AT_YN[3]      | AT_YN[2]     | AT_YN[1]     | AT_YN[0]     |        |  |
| \$14 | DEVSTAT    | UNUSED       | IDE          | SDOV         | DEVINIT               | MISOERR       | OFF_Y        | OFF_X        | DEVRES       |        |  |
| \$15 | COUNT      | COUNT[7]     | COUNT[6]     | COUNT[5]     | COUNT[4]              | COUNT[3]      | COUNT[2]     | COUNT[1]     | COUNT[0]     |        |  |
| \$16 | OFFCORR_X  | OFFCORR_X[7] | OFFCORR_X[6] | OFFCORR_X[5] | OFFCORR_X[4]          | OFFCORR_X[3]  | OFFCORR_X[2] | OFFCORR_X[1] | OFFCORR_X[0] | R      |  |
| \$17 | OFF_CORR_Y | OFFCORR_Y[7] | OFFCORR_Y[6] | OFFCORR_Y[5] | OFFCORR_Y[4]          | OFFCORR_Y[3]  | OFFCORR_Y[2] | OFFCORR_Y[1] | OFFCORR_Y[0] | n l    |  |
| \$1C | Reserved   | Reserved     | Reserved     | Reserved     | Reserved              | Reserved      | Reserved     | Reserved     | Reserved     |        |  |
| \$1D | Reserved   | Reserved     | Reserved     | Reserved     | Reserved              | Reserved      | Reserved     | Reserved     | Reserved     |        |  |

#### Table 3. Customer Accessible Data

Type Codes:

F: Factory programmed OTP location

R/W:Read/Write register

R:Read-only register

N/A:Not applicable

## 3.1.1 Device Serial Number Registers

A unique serial number is programmed into the serial number registers of each MMA68xx device during manufacturing. The serial number is composed of the following information:

| Bit Range | Content       |
|-----------|---------------|
| S12 - S0  | Serial Number |
| S31 - S13 | Lot Number    |

Serial numbers begin at 1 for all produced devices in each lot, and are sequentially assigned. Lot numbers begin at 1 and are sequentially assigned. No lot will contain more devices than can be uniquely identified by the 13-bit serial number. Depending on lot size and quantities, all possible lot numbers and serial numbers may not be assigned.

The serial number registers are included in the OTP shadow register array CRC verification. Reference Section 3.2.1 for details regarding the CRC verification. Beyond this, the contents of the serial number registers have no impact on device operation or performance, and are only used for traceability purposes.

## 3.1.2 Reserved Registers

These reserved registers are read-only and have no impact on device operation or performance.

#### **Table 4. Reserved Registers**

| Loca    | ation    |          |          |          | В        | it       |          |          |          |
|---------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| Address | Register | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| \$04    | Reserved |
| \$05    | Reserved |

## 3.1.3 Factory Configuration Registers

The factory configuration registers are one time programmable, read only registers which contain customer specific device configuration information that is programmed by Freescale.

 Table 5. Factory Configuration Registers

| Loca    | ation    |         |   |   | В | lit |   |   |   |
|---------|----------|---------|---|---|---|-----|---|---|---|
| Address | Register | 7       | 6 | 5 | 4 | 3   | 2 | 1 | 0 |
| \$06    | FCTCFG_X | STMAG_X | 0 | 0 | 0 | 0   | 0 | 0 | 1 |
| \$07    | FCTCFG_Y | STMAG_Y | 0 | 0 | 0 | 0   | 0 | 0 | 1 |

## 3.1.3.1 Self-Test Magnitude Selection Bits (STMAG\_Y, STMAG\_X)

The self-test magnitude selection bits indicate if the nominal self-test deflection value is set to the low or high value as shown in the table below. The Self-Test Magnitude is selected independently for each axis.

| STMAG_X /<br>STMAG_Y | Full-Scale<br>Acceleration Range | Nominal Self-Test Deflection Value<br>(Reference Section 2.4) |
|----------------------|----------------------------------|---|
| 0                    | $\Re \leq 60g$                   | $\Delta ST_{Low}$   |
| 1                    | > 60g                            | ΔST <sub>HI</sub>   |

## 3.1.4 Part Number Register (PN)

The part number register is a one time programmable, read only register which contains two digits of the device part number to identify the axis and range information. The contents of this register have no impact on device operation or performance.

#### Table 6. Part Number Register

| Loca    | ation    |       | Bit   |       |       |       |       |       |       |
|---------|----------|-------|-------|-------|-------|-------|-------|-------|-------|
| Address | Register | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| \$08    | PN       | PN[7] | PN[6] | PN[5] | PN[4] | PN[3] | PN[2] | PN[1] | PN[0] |

| PN Regist | ter Value | X-Axis Range          | Y-Axis Range          |
|-----------|-----------|-----------------------|-----------------------|
| Decimal   | HEX       | Reference Section 2.4 | Reference Section 2.4 |
| 1         | \$01      | 20                    | 20                    |
| 2         | \$02      | 20                    | 35                    |
| 3         | \$03      | 20                    | 50                    |
| 4         | \$04      | 20                    | 75                    |
| 5         | \$05      | 25                    | 120                   |
| 6         | \$06      | 35                    | 20                    |
| 7         | \$07      | 35                    | 35                    |
| 8         | \$08      | 35                    | 50                    |
| 9         | \$09      | 35                    | 75                    |
| 10        | \$0A      | 35                    | 100                   |
| 11        | \$0B      | 60                    | 25                    |
| 12        | \$0C      | 50                    | 35                    |
| 13        | \$0D      | 50                    | 50                    |
| 14        | \$0E      | 50                    | 75                    |
| 15        | \$0F      | 50                    | 100                   |
| 16        | \$10      | 75                    | 20                    |
| 17        | \$11      | 75                    | 35                    |
| 18        | \$12      | 75                    | 50                    |
| 19        | \$13      | 75                    | 75                    |
| 20        | \$14      | 75                    | 100                   |
| 21        | \$15      | 120                   | 25                    |
| 22        | \$16      | 100                   | 35                    |
| 23        | \$17      | 120                   | 60                    |
| 24        | \$18      | 100                   | 75                    |
| 25        | \$19      | 100                   | 100                   |
| 26        | \$1A      | 60                    | 60                    |
| 27        | \$1B      | 120                   | 120                   |
| 28        | \$1C      | 60                    | 120                   |

## 3.1.5 Device Control Register (DEVCTL)

The device control register is a read-write register which contains device control operations that can be applied during both initialization and normal operation.

#### Table 7. Device Control Register

| Loca    | ation    |       | Bit   |          |          |          |          |          |          |
|---------|----------|-------|-------|----------|----------|----------|----------|----------|----------|
| Address | Register | 7     | 6     | 5        | 4        | 3        | 2        | 1        | 0        |
| \$0A    | DEVCTL   | RES_1 | RES_0 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| Reset   | Value    | 0     | 0     | 0        | 0        | 0        | 0        | 0        | 0        |

## 3.1.5.1 Reset Control (RES\_1, RES\_0)

A series of three consecutive register write operations to the reset control bits in the DEVCTL register will cause a device reset. To reset the internal digital circuitry, the following register write operations must be performed in the order shown below. The register write operations must be consecutive SPI commands in the order shown or the device will not be reset.

| Register Write to DEVCTL | RES_1 | RES_0 | Effect       |
|--------------------------|-------|-------|--------------|
| SPI Register Write 1     | 0     | 0     | No Effect    |
| SPI Register Write 2     | 1     | 1     | No Effect    |
| SPI Register Write 3     | 0     | 1     | Device RESET |

The response to the Register Write returns '0' for RES\_1 and RES\_0. A Register Read of RES\_1 and RES\_0 returns '0' and terminates the reset sequence.

## 3.1.5.2 Reserved Bits (DEVCTL[5:0])

Bits 5 through 0 of the DEVCTL register are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

## 3.1.6 Device Configuration Register (DEVCFG)

The device configuration register is a read/write register which contains data for general device configuration. The register can be written during initialization but is locked once the ENDINIT bit is set. This register is included in the writable register CRC check. Refer to Section 3.2.2 for details.

| Loca    | ation    |          | Bit      |         |    |       |          |          |          |
|---------|----------|----------|----------|---------|----|-------|----------|----------|----------|
| Address | Register | 7        | 6        | 5       | 4  | 3     | 2        | 1        | 0        |
| \$0B    | DEVCFG   | Reserved | Reserved | ENDINIT | SD | OFMON | A_CFG[2] | A_CFG[1] | A_CFG[0] |
| Reset   | Value    | 0        | 0        | 0       | 0  | 0     | 0        | 0        | 0        |

#### Table 8. Device Configuration Register

## 3.1.6.1 Reserved Bits (Reserved)

Bits 6 and 7 of the DEVCFG register are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

## 3.1.6.2 End of Initialization Bit (ENDINIT)

The ENDINIT bit is a control bit used to indicate that the user has completed all device and system level initialization tests, and that MMA68xx will operate in normal mode. Once the ENDINIT bit is set, writes to all writable register bits are inhibited except for the DEVCTL register. Once written, the ENDINIT bit can only be cleared by a device reset. The writable register CRC check (reference Section 3.2.2) is only enabled when the ENDINIT bit is set.

## 3.1.6.3 SD Bit

The SD bit determines the format of acceleration data results. If the SD bit is set to a logic '1', unsigned results are transmitted, with the zero-g level represented by a nominal value of 512. If the SD bit is cleared, signed results are transmitted, with the zero-g level represented by a nominal value of 0.

| SD | Operating Mode       |
|----|----------------------|
| 1  | Unsigned Data Output |
| 0  | Signed Data Output   |

## 3.1.6.4 OFMON Bit

The OFMON bit determines if the offset monitor circuit is enabled. If the OFMON bit is set to a logic '1', the offset monitor is enabled. Refer to Section 3.8.5 for more information. If the OFMON bit is cleared, the offset monitor is disabled.

| OFMON | Operating Mode                  |
|-------|---------------------------------|
| 1     | Offset Monitor Circuit Enabled  |
| 0     | Offset Monitor Circuit Disabled |

## 3.1.6.5 ARM Configuration Bits (A\_CFG[2:0])

The ARM Configuration Bits (A\_CFG[2:0]) select the mode of operation for the ARM\_X/PCM\_X, ARM\_Y/PCM\_Y pins.

 Table 9. Arming Output Configuration

| A_CFG[2] | A_CFG[1] | A-CFG[0] | Operating Mode            | Output Type                       | Reference       |
|----------|----------|----------|---------------------------|-----------------------------------|-----------------|
| 0        | 0        | 0        | Arm Output Disabled       | Hi Impedance                      |                 |
| 0        | 0        | 1        | PCM Output Digital Output |                                   | Section 3.8.9.1 |
| 0        | 1        | 0        | Moving Average Mode       | Active High with Pulldown Current | Section 3.8.9.1 |
| 0        | 1        | 1        | Moving Average Mode       | Active Low with Pullup Current    | Section 3.8.9.1 |
| 1        | 0        | 0        | Count Mode                | Active High with Pulldown Current | Section 3.8.9.2 |
| 1        | 0        | 1        | Count Mode                | Active Low with Pullup Current    | Section 3.8.9.2 |
| 1        | 1        | 0        | Unfiltered Mode           | Active High with Pulldown Current | Section 3.8.9.3 |
| 1        | 1        | 1        | Unfiltered Mode           | Active Low with Pullup Current    | Section 3.8.9.3 |

## 3.1.7 Axis Configuration Registers (DEVCFG\_X, DEVCFG\_Y)

The Axis configuration registers are read/write registers which contain axis specific configuration information. These registers can be written during initialization, but are locked once the ENDINIT bit is set. These registers are included in the writable register CRC check. Refer to Section 3.2.2 for details.

#### Table 10. Axis Configuration Registers

| Loca    | ation    |      |          |          | В        | it       |          |          |          |
|---------|----------|------|----------|----------|----------|----------|----------|----------|----------|
| Address | Register | 7    | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| \$0C    | DEVCFG_X | ST_X | Reserved | Reserved | Reserved | LPF_X[3] | LPF_X[2] | LPF_X[1] | LPF_X[0] |
| \$0D    | DEVCFG_Y | ST_Y | Reserved | Reserved | Reserved | LPF_Y[3] | LPF_Y[2] | LPF_Y[1] | LPF_Y[0] |
| Reset   | t Value  | 0    | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## 3.1.7.1 Self-Test Control (ST\_X, ST\_Y)

The ST\_X and ST\_Y bits enable and disable the self-test circuitry for their respective axes. Self-Test circuitry is enabled if a logic '1' is written to ST\_X, or ST\_Y and the ENDINIT bit has not been set. Enabling the self-test circuitry results in a positive acceleration value on the enabled axis. Self-test deflection values are specified in Section 2.4. ST\_X and ST\_Y are always cleared following internal reset.

When the self-test circuitry is active, the offset cancellation block and the offset monitor status are suspended, and the status bits in the Acceleration Data Request Response will indicate "Self-Test Active". Reference Section 3.8.4 and Section 4.2 for details. When the self-test circuitry is disabled by clearing the ST\_X or ST\_Y bit, the offset monitor remains disabled until the time  $t_{ST\_OMB}$ , specified in Section 2.5, expires. However, the status bits in the Acceleration Data Request Response will immediately indicate that self-test has been deactivated.

#### 3.1.7.2 Reserved Bits (Reserved)

Bits 6 through 4 of the DEVCFG\_X and DEVCFG\_Y registers are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

#### 3.1.7.3 Low-Pass Filter Selection Bits (LPF\_X[3:0], LPF\_Y[3:0])

The Low Pass Filter selection bits independently select a low-pass filter for each axis as shown in Table 11. Refer to Section 3.8.3 for details regarding filter configurations.

| LPF_X[3] /<br>LPF_Y[3] | LPF_X[2] /<br>LPF_Y[2] | LPF_X[1] /<br>LPF_Y[1] | LPF_X[0] /<br>LPF_Y[0] | Low Pass Filter Selected | Nominal Sample Rate ( $\mu$ s) |
|------------------------|------------------------|------------------------|------------------------|--------------------------|--------------------------------|
| 0                      | 0                      | 0                      | 0                      | 100 Hz, 4 pole           | 8                              |
| 0                      | 0                      | 0                      | 1                      | 300 Hz, 4 Pole           | 8                              |
| 0                      | 0                      | 1                      | 0                      | 400 Hz, 4 Pole           | 8                              |
| 0                      | 0                      | 1                      | 1                      | 800 Hz, 4 Pole           | 8                              |
| 0                      | 1                      | 0                      | 0                      | 1000 Hz, 4 pole          | 8                              |
| 0                      | 1                      | 0                      | 1                      | 400 Hz, 3 Pole           | 8                              |
| 0                      | 1                      | 1                      | 0                      | Reserved                 | Reserved                       |
| 0                      | 1                      | 1                      | 1                      | Reserved                 | Reserved                       |
| 1                      | 0                      | 0                      | 0                      | 50 Hz, 4 pole            | 16                             |
| 1                      | 0                      | 0                      | 1                      | 150 Hz, 4 Pole           | 16                             |
| 1                      | 0                      | 1                      | 0                      | 200 Hz, 4 Pole           | 16                             |
| 1                      | 0                      | 1                      | 1                      | 400 Hz, 4 Pole           | 16                             |
| 1                      | 1                      | 0                      | 0                      | 500 Hz, 4 Pole           | 16                             |
| 1                      | 1                      | 0                      | 1                      | 200 Hz, 3 Pole           | 16                             |
| 1                      | 1                      | 1                      | 0                      | Reserved Reserved        |                                |
| 1                      | 1                      | 1                      | 1                      | Reserved Reserved        |                                |

#### Table 11. Low Pass Filter Selection Bits

Note: Filter characteristics do not include g-cell frequency response.

## 3.1.8 Arming Configuration Registers (ARMCFGX, ARMCFGY)

The arming configuration registers contain configuration information for the arming function. The values in these registers are only relevant if the arming function is operating in moving average mode, or count mode.

These registers can be written during initialization but are locked once the ENDINIT bit is set. Refer to Section 3.1.6.2. These registers are included in the writable register CRC check. Refer to Section 3.2.2 for details.

| Location |          | Bit      |          |          |          |           |           |           |           |
|----------|----------|----------|----------|----------|----------|-----------|-----------|-----------|-----------|
| Address  | Register | 7        | 6        | 5        | 4        | 3         | 2         | 1         | 0         |
| \$0E     | ARMCFGX  | Reserved | Reserved | APS_X[1] | APS_X[0] | AWS_XN[1] | AWS_XN[0] | AWS_XP[1] | AWS_XP[0] |
| \$0F     | ARMCFGY  | Reserved | Reserved | APS_Y[1] | APS_Y[0] | AWS_YN[1] | AWS_YN[0] | AWS_YP[1] | AWS_YP[0] |
| Reset    | Value    | 0        | 0        | 0        | 0        | 1         | 1         | 1         | 1         |

#### MMA68xx

## 3.1.8.1 Reserved Bits (Reserved)

Bits 7 through 6 of the ARMCFGX and ARMCFGY registers are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

## 3.1.8.2 Arming Pulse Stretch (APS\_X[1:0], APS\_Y[1:0])

The APS\_X[1:0] and APS\_Y[1:0] bits set the programmable pulse stretch time for the arming outputs. Refer to Section 3.8.9 for more details regarding the arming function.

#### Table 13. Arming Pulse Stretch Definitions

| APS_X[1], APS_Y[1] | _X[1], APS_Y[1] APS_X[0], APS_Y[0] Pulse Stretch Time <sup>(1)</sup> (Typical Oscillato |                         |  |
|--------------------|---|-------------------------|--|
| 0                  | 0   | 0 mS                    |  |
| 0                  | 1   | 16.256 ms - 16.384 ms   |  |
| 1                  | 0   | 65.408 ms - 65.536 ms   |  |
| 1                  | 1   | 261.888 ms - 262.016 ms |  |

1. Pulse stretch times are derived from the internal oscillator, so the tolerance on this oscillator applies.

## 3.1.8.3 Arming Window Size (AWS\_Xx[1:0], AWS\_Yx[1:0])

The AWS\_Xx[1:0] and AWS\_Yx[1:0] bits have a different function depending on the state of the A\_CFG bits in the DEVCFG register.

If the arming function is set to moving average mode, the AWS bits set the number of acceleration samples used for the arming function moving average. The number of samples is set independently for each axis and polarity. If the arming function is set to count mode, the AWS bits set the sample count limit for the arming function. The sample count limit is set independently for each axis.

Refer to Section 3.8.9 for more details regarding the arming function.

#### Table 14. X-Axis Positive Arming Window Size Definitions (Moving Average Mode)

| AWS_XP[1] | AWS_XP[0] | X-Axis Positive Window Size |
|-----------|-----------|-----------------------------|
| 0         | 0         | 2                           |
| 0         | 1         | 4                           |
| 1         | 0         | 8                           |
| 1         | 1         | 16                          |

| AWS_XN[1] | AWS_XN[0] | X-Axis Negative Window Size |
|-----------|-----------|-----------------------------|
| 0         | 0         | 2                           |
| 0         | 1         | 4                           |
| 1         | 0         | 8                           |
| 1         | 1         | 16                          |

#### Table 16. Y-Axis Positive Arming Window Size Definitions (Moving Average Mode)

| AWS_YP[1] | AWS_YP[0] | Y-Axis Positive Window Size |
|-----------|-----------|-----------------------------|
| 0         | 0         | 2                           |
| 0         | 1         | 4                           |
| 1         | 0         | 8                           |
| 1         | 1         | 16                          |

## Table 17. Y-Axis Negative Arming Window Size Definitions (Moving Average Mode)

| AWS_YN[1] | AWS_YN[0] | Y-Axis Negative Window Size |
|-----------|-----------|-----------------------------|
| 0         | 0         | 2                           |
| 0         | 1         | 4                           |
| 1         | 0         | 8                           |
| 1         | 1         | 16                          |

## Table 18. Arming Count Limit Definitions (Count Mode)

| AWS_XN[1]  | AWS_XN[0]  | AWS_XP[1] | AWS_XP[0] | X-Axis Sample Count Limit |
|------------|------------|-----------|-----------|---------------------------|
| Don't Care | Don't Care | 0         | 0         | 1                         |
| Don't Care | Don't Care | 0         | 1         | 3                         |
| Don't Care | Don't Care | 1         | 0         | 7                         |
| Don't Care | Don't Care | 1         | 1         | 15                        |

## Table 19. Arming Count Limit Definitions (Count Mode)

| AWS_YN[1]  | AWS_YN[0]  | AWS_YP[1] | AWS_YP[0] | Y-Axis Sample Count Limit |
|------------|------------|-----------|-----------|---------------------------|
| Don't Care | Don't Care | 0         | 0         | 1                         |
| Don't Care | Don't Care | 0         | 1         | 3                         |
| Don't Care | Don't Care | 1         | 0         | 7                         |
| Don't Care | Don't Care | 1         | 1         | 15                        |

## 3.1.9 Arming Threshold Registers (ARMT\_XP, ARMT\_XN, ARMT\_YP, ARMT\_YN)

These registers contain the X-axis and Y-axis positive and negative thresholds to be used by the arming function. Refer to Section 3.8.9 for more details regarding the arming function.

These registers can be written during initialization but are locked once the ENDINIT bit is set. Refer to Section 3.1.6.2. These registers are included in the writable register CRC check. Refer to Section 3.2.2 for details.

| Location |          | Bit      |          |          |          |          |          |          |          |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| Address  | Register | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| \$10     | ARMT_XP  | AT_XP[7] | AT_XP[6] | AT_XP[5] | AT_XP[4] | AT_XP[3] | AT_XP[2] | AT_XP[1] | AT_XP[0] |
| \$11     | ARMT_YP  | AT_YP[7] | AT_YP[6] | AT_YP[5] | AT_YP[4] | AT_YP[3] | AT_YP[2] | AT_YP[1] | AT_YP[0] |
| \$12     | ARMT_XN  | AT_XN[7] | AT_XN[6] | AT_XN[5] | AT_XN[4] | AT_XN[3] | AT_XN[2] | AT_XN[1] | AT_XN[0] |
| \$13     | ARMT_YN  | AT_YN[7] | AT_YN[6] | AT_YN[5] | AT_YN[4] | AT_YN[3] | AT_YN[2] | AT_YN[1] | AT_YN[0] |
| Reset    | Value    | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

#### Table 20. Arming Threshold Registers

The values programmed into the threshold registers are the threshold values used for the arming function as described in Section 3.8.9. The threshold registers hold independent unsigned 8-bit values for each axis and polarity. Each threshold increment is equivalent to one output LSB. Table 21 shows examples of some threshold register values and the corresponding threshold.

Table 21. Threshold Register Value Examples

| Axis Type    |                                     | Programme | d Thresholds          |                           |                           |  |
|--------------|-------------------------------------|-----------|-----------------------|---------------------------|---------------------------|--|
| Range<br>(g) | SensitivityPositive(g/LSB)(Decimal) |           | Negative<br>(Decimal) | Positive Threshold<br>(g) | Negative Threshold<br>(g) |  |
| 20           | 0.04097                             | 100       | 50                    | 4.10                      | -2.05                     |  |
| 20           | 0.04097                             | 255       | 0                     | 10.45                     | Disabled                  |  |
| 50           | 0.1024                              | 50        | 20                    | 5.12                      | -2.05                     |  |
| 120          | 0.24414                             | 20        | 10                    | 4.88                      | -2.44                     |  |

If either the positive or negative threshold for one axis is programmed to \$00, comparisons are disabled for only that polarity. The arming function still operates for the opposite polarity. If both the positive and negative arming thresholds for one axis are programmed to \$00, the Arming function for the associated axis is disabled, and the associated output pin is disabled, regardless of the value of the A\_CFG bits in the DEVCFG register.

## 3.1.10 Device Status Register (DEVSTAT)

The device status register is a read-only register. A read of this register clears the status flags affected by transient conditions. Reference Section 4.5 for details on the MMA68xx response for each status condition.

#### Table 22. Device Status Register

| Loc     | ation    | Bit    |     |      |         |         |       |       |        |  |
|---------|----------|--------|-----|------|---------|---------|-------|-------|--------|--|
| Address | Register | 7      | 6   | 5    | 4       | 3       | 2     | 1     | 0      |  |
| \$14    | DEVSTAT  | UNUSED | IDE | SDOV | DEVINIT | MISOERR | OFF_Y | OFF_X | DEVRES |  |

## 3.1.10.1 Unused Bit (UNUSED)

The unused bit has no impact on operation or performance. When read this bit may be '1' or '0'.

## 3.1.10.2 Internal Data Error Flag (IDE)

The internal data error flag is set if a customer or OTP register data CRC fault or other internal fault is detected as defined in Section 4.5.5. The internal data error flag is cleared by a read of the DEVSTAT register. If the error is associated with a CRC fault in the writable register array, the fault will be re-asserted and will require a device reset to clear. If the error is associated with the data stored in the fuse array, the fault will be re-asserted even after a device reset.

## 3.1.10.3 Sigma Delta Modulator Over Range Flag (SDOV)

The sigma delta modulator over range flag is set if the sigma delta modulator for either axis becomes saturated. The SDOV flag is cleared by a read of the DEVSTAT register.

#### 3.1.10.4 Device Initialization Flag (DEVINIT)

The device initialization flag is set during the interval between negation of internal reset and completion of internal device initialization. DEVINIT is cleared automatically. The device initialization flag is not affected by a read of the DEVSTAT register.

## 3.1.10.5 SPI MISO Data Mismatch Error Flag (MISOERR)

The MISO data mismatch flag is set when a MISO Data mismatch fault occurs as specified in Section 4.5.2. The MISOERR flag is cleared by a read of the DEVSTAT register.

#### 3.1.10.6 Offset Monitor Over Range Flags (OFF\_X, OFFSET\_Y)

The offset monitor over range flags are set if the acceleration signal of the associated axis reaches the specified offset limit. The offset monitor over range flags are cleared by a read of the DEVSTAT register.

#### 3.1.10.7 Device Reset Flag (DEVRES)

The device reset flag is set during device initialization following a device reset. The device reset flag is cleared by a read of the DEVSTAT register.

## 3.1.11 Count Register (COUNT)

The count register is a read-only register which provides the current value of a free-running 8-bit counter derived from the primary oscillator. A 10-bit pre-scaler divides the primary oscillator frequency by 1024. Thus, the value in the register increases by one count every 128 µs and the counter rolls over every 32.768 ms.

#### Table 23. Count Register

| Loca        | ation    | Bit      |          |          |          |          |          |          |          |  |
|-------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|--|
| Address     | Register | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |  |
| \$15        | COUNT    | COUNT[7] | COUNT[6] | COUNT[5] | COUNT[4] | COUNT[3] | COUNT[2] | COUNT[1] | COUNT[0] |  |
| Reset Value |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |  |

## 3.1.12 Offset Correction Value Registers (OFFCORR\_X, OFFCORR\_Y)

The offset correction value registers are read-only registers which contain the most recent offset correction increment / decrement value from the offset cancellation circuit. The values stored in these registers indicate the amount of offset correction being applied to the SPI output data. The values have a resolution of 1 LSB.

#### Table 24. Offset Correction Value Register

| Loca        | ation     | Bit          |              |              |              |              |              |              |              |  |
|-------------|-----------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--|
| Address     | Register  | 7            | 6            | 5            | 4            | 3            | 2            | 1            | 0            |  |
| \$16        | OFFCORR_X | OFFCORR_X[7] | OFFCORR_X[6] | OFFCORR_X[5] | OFFCORR_X[4] | OFFCORR_X[3] | OFFCORR_X[2] | OFFCORR_X[1] | OFFCORR_X[0] |  |
| \$17        | OFFCORR_Y | OFFCORR_Y[7] | OFFCORR_Y[6] | OFFCORR_Y[5] | OFFCORR_Y[4] | OFFCORR_Y[3] | OFFCORR_Y[2] | OFFCORR_Y[1] | OFFCORR_Y[0] |  |
| Reset Value |           | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            |  |

## 3.1.13 Reserved Registers (Reserved)

Registers \$1C and \$1D are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

#### **Table 25. Reserved Registers**

| Loca        | ation    | Bit      |          |          |          |          |          |          |          |  |
|-------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|--|
| Address     | Register | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |  |
| \$1C        | Reserved |  |
| \$1D        | Reserved |  |
| Reset Value |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |  |

## 3.2 Customer Accessible Data Array CRC Verification

## 3.2.1 OTP Shadow Register Array CRC Verification

The OTP shadow register array is verified for errors using a 3-bit CRC. The CRC verification uses a generator polynomial of  $g(x) = X^3 + X + 1$ , with a seed value = '111'. If a CRC error is detected in the OTP array, the IDE bit is set in the DEVSTAT register.

## 3.2.2 Writable Register CRC Verification

The writable registers in the data array are verified for errors using a 3-bit CRC. The CRC verification is enabled only when the ENDINIT bit is set in the DEVCFG register. The CRC verification uses a generator polynomial of  $g(x) = X^3 + X + 1$ , with a seed value = '111'. If a CRC error is detected in the writable register array, the IDE bit is set in the DEVSTAT register.

## 3.3 Voltage Regulators

Separate internal voltage regulators supply the analog and digital circuitry. External filter capacitors are required, as shown in Figure 1. The voltage regulator module includes voltage monitoring circuitry which indicates a device reset until the external supply and all internal regulated voltages are within predetermined limits. A reference generator provides a stable voltage which is used by the  $\Sigma\Delta$  converters.




Figure 8. Voltage Monitoring

## 3.3.1 C<sub>REG</sub> Failure Detection

The digital supply voltage regulator is designed to be unstable with low capacitance. If the connection to the  $V_{REG}$  capacitor becomes open, the digital supply voltage will oscillate and cause either an undervoltage, or overvoltage failure within one internal sample time. This failure will result in one of the following:

- 1. The DEVRES flag in the DEVSTAT register will be set. MMA68xx will respond to SPI acceleration requests as defined in Table 30.
- 2. MMA68xx will be held in RESET and be non-responsive to SPI requests.

## 3.3.2 C<sub>REGA</sub> Failure Detection

The analog supply voltage regulator is designed to be unstable with low capacitance. If the connection to the  $V_{REGA}$  capacitor becomes open, the analog supply voltage will oscillate and cause either an undervoltage, or overvoltage failure within one internal sample time. The DEVRES flag in the DEVSTAT register will be set. MMA68xx will respond to SPI acceleration requests as defined in Table 30.

Note: This feature is only supported with a  $V_{CC}$  supply voltage in the range of 4.75V to 5.25V.

## 3.3.3 V<sub>SS</sub> and V<sub>SSA</sub> Ground Loss Monitor

MMA68xx detects the loss of ground connection to either  $V_{SS}$  or  $V_{SSA}$ . A loss of ground connection to  $V_{SS}$  will result in a  $V_{REG}$  overvoltage failure. A loss of ground connection to  $V_{SSA}$  will result in a  $V_{REG}$  undervoltage failure. Both failures result in a device reset.

## 3.3.4 SPI Initiated Reset

In addition to voltage monitoring, a device reset can be initiated by a specific series of three write operations involving the RES\_1 and RES\_0 bits in the DEVCTL register. Reference Section 3.1.5.1. for details regarding the SPI initiated reset.

## 3.4 Internal Oscillator

MMA68xx includes a factory trimmed oscillator as specified in Section 2.6.

#### 3.4.1 Oscillator Monitor

The COUNT register in the customer accessible array is a read-only register which provides the current value of a free-running 8-bit counter derived from the primary oscillator. A 10-bit pre-scaler divides the primary oscillator by 1024. Thus, the value in the COUNT register increases by one count every 128  $\mu$ s, and the register rolls over every 32.768 ms. The SPI master can periodically read the COUNT register, and verify the difference between subsequent register reads against the system time base.

1. The SPI access rates and deviations must be taken into account for this oscillator verification.

## 3.5 Transducer

The MMA68xx transducer is an overdamped mass-spring-damper system described by the following transfer function:


$$H(s) = \frac{\omega_n^2}{s^2 + 2 \cdot \xi \cdot \omega_n \cdot s + \omega_n^2}$$

where:

 $\zeta$  = Damping Ratio  $\omega_n$  = Natural Frequency = 2\* $\Pi$ \* $f_n$ Reference Section 2.4 for transducer parameters.

## 3.6 Self-Test Interface

The self-test interface applies a voltage to the g-cell, causing deflection of the proof mass. The self-test interface is controlled through SPI write operations to the DEVCFG\_X and DEVCFG\_Y registers described in Section 3.1.7. The ENDINIT bit in the DEVCFG register must also be low to enable self-test. A diagram of the self-test interface is shown in Figure 9.



#### Figure 9. Self-Test Interface

The raw self-test deflection can be verified against raw self-test limits using the following equations:

 $\Delta ST_{MINI \ IMIT} = FLOOR \cdot (\Delta ST_{MIN}) \cdot [SENS \cdot (1 - \Delta SENS)]$ 

 $\Delta ST_{MAXLIMIT} = CEIL \cdot (\Delta ST_{MAX}) \cdot [SENS \cdot (1 + \Delta SENS)]$ 

where:

| $\Delta ST_{MIN}$  | The minimum self-test deflection over temperature as specified in Section 2.4. |
|--------------------|--|
| ∆ST <sub>MAX</sub> | The maximum self-test deflection over temperature as specified in Section 2.4. |
| SENS               | The sensitivity of the device  |
| $\Delta SENS$      | The sensitivity tolerance  |

# 3.7 $\Sigma\Delta$ Converters

Two sigma delta converters provide the interface between the g-cell and the DSP. The output of each  $\Sigma\Delta$  converter is a data stream at a nominal frequency of 1 MHz.




Figure 10.  $\Sigma\Delta$  Converter Block Diagram

## 3.8 Digital Signal Processing Block

A digital signal processing (DSP) block is used to perform signal filtering and compensation operations. A diagram illustrating the signal processing flow is shown in Figure 11.




Figure 11. Signal Chain Diagram

| Table 26. MMA68xx Signal | Chain Characteristics |
|--------------------------|-----------------------|
|--------------------------|-----------------------|

|                     | Description            | Sample<br>Time (µs) | Data Width<br>Bits | Over<br>Bits | Effective<br>Bits | Rounding<br>Resolution Bits | Typical Block<br>Latency | Reference      |
|---------------------|------------------------|---------------------|--------------------|--------------|-------------------|-----------------------------|--------------------------|----------------|
| Α                   | SD                     | 1                   | 1                  |              | 1                 | _                           | 3.2 μs                   | Section 3.7    |
| В                   | SINC Filter            | 8                   | 14                 |              | 13                | _                           | 11.2 μs                  | Section 3.8.2  |
| С                   | Low Pass Filter        | 8/16                | 20                 | 6            | 10                | 4                           | Reference Section 3.8.3  | Section 3.8.3  |
| D                   | Compensation           | 8/16                | 20                 | 6            | 10                | 4                           | 7.875 μs                 | Section 3.8.6  |
| Е                   | Interpolation          | 4/8                 | 20                 | 6            | 10                | 4                           | t <sub>s</sub> / 2       | Section 3.8.7  |
| F                   | Offset<br>Cancellation | 256                 | 20                 | 6            | 10                | 4                           | N/A                      | Section 3.8.4  |
| <b>G</b> , <b>H</b> | SPI Output             | 4/8                 | _                  | _            | 10                |                             | t <sub>s</sub> / 2       | _              |
| 1                   | PCM Output             | 4/8                 | _                  | _            | 9                 |                             | _                        | Section 3.8.10 |