

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Document Number: MMA685x Rev. 7, 01/2016

VPOHS



# MMA685x, Single-axis, SPI Inertial Sensor

MMA685x, a SafeAssure solution, is a SPI-based, single-axis, medium-g, over-damped lateral accelerometer designed for use in automotive airbag systems.

#### **Features**

- ±20 g to ±120 g full-scale range
- 3.3 V or 5 V single supply operation
- · SPI-compatible serial interface
- · 10-bit digital signed or unsigned SPI data output
- · Programmable arming functions
- 12 low-pass filter options, ranging from 50 Hz to 1000 Hz
- Optional offset cancellation with > 6 s averaging period and < 0.25 LSB/s slew rate
- Pb-Free, 16-Pin QFN, 6 mm x 6 mm x 1.98 mm package

#### **Referenced Documents**

· AEC-Q100, Revision G, dated May 14, 2007 (http://www.aecouncil.com/)

ORDERING INFORMATION*									
Device	Axis	Axis Range	Package	Shipping					
MMA6851BKCW	Χ	±25 g	98ASA00690D	Tubes					
MMA6853BKCW	Х	±50 g	98ASA00690D	Tubes					
MMA6855BKCW	Χ	±120 g	98ASA00690D	Tubes					
MMA6856BKCW	Χ	±60 g	98ASA00690D	Tubes					
MMA6851BKTW	Х	±25 g	98ASA00090D	Tubes					
MMA6853BKTW	Χ	±50 g	98ASA00090D	Tubes					
MMA6855BKTW	Χ	±120 g	98ASA00090D	Tubes					
MMA6856BKTW	Χ	±60 g	98ASA00090D	Tubes					
MMA6851BKCWR2	Х	±25 g	98ASA00690D	Tape & Reel					
MMA6853BKCWR2	Х	±50 g	98ASA00690D	Tape & Reel					
MMA6855BKCWR2	Χ	±120 g	98ASA00690D	Tape & Reel					
MMA6856BKCWR2	Χ	±60 g	98ASA00690D	Tape & Reel					
MMA6851BKTWR2	Χ	±25 g	98ASA00090D	Tape & Reel					
MMA6853BKTWR2	Х	±50 g	98ASA00090D	Tape & Reel					
MMA6855BKTWR2	Х	±120 g	98ASA00090D	Tape & Reel					
MMA6856BKTWR2	Χ	±60 g	98ASA00090D	Tape & Reel					


<sup>\*</sup> Refer to Section 5.1 for additional information on device suffixes.

# **MMA685x**

#### **Bottom View**



Pb-Free 16-Pin QFN 6 mm x 6 mm x 1.98 mm package







# **Application Diagram**




Figure 1. Application Diagram

**Table 1. External Component Recommendations** 

Ref Des	Туре	Description	Purpose
C1	Ceramic	0.1 μF, 10 %, 10 V Minimum, X7R	V <sub>CC</sub> Power Supply Decoupling
C2	Ceramic	1 μF, 10 %, 10 V Minimum, X7R	Voltage Regulator Output Capacitor (C <sub>REG</sub> )
C3	Ceramic	1 μF, 10 %, 10 V Minimum, X7R	Voltage Regulator Output Capacitor (C <sub>REGA</sub> )

## **Device Orientation**




Figure 2. Device Orientation Diagram




Figure 3. Part Marking



# **Internal Block Diagram**




Figure 4. Block Diagram



# 1 Pin Connections




Figure 5. 16-Pin QFN Package, Top View

## **Table 2. Pin Description**

Pin	Pin Name	Formal Name	Definition
1	V <sub>REGA</sub>	Analog Supply	This pin is connected to the power supply for the internal analog circuitry. An external capacitor must be connected between this pin and $V_{\rm SSA}$ . Reference Figure 1.
2	V <sub>SS</sub>	Digital GND	This pin is the power supply return node for the digital circuitry.
3	V <sub>REG</sub>	Digital Supply	This pin is connected to the power supply for the internal digital circuitry. An external capacitor must be connected between this pin and $V_{SS}$ . Reference Figure 1.
4	V <sub>SS</sub>	Digital GND	This pin is the power supply return node for the digital circuitry.
5	N/C	No Connect	No Connection
6	ARM/ PCM	Arm Output / PCM Output	The function of this pin is configurable via the DEVCFG register as described in Section 3.1.6.5. When the arming output is selected, ARM can be configured as an open drain, active low output with a pullup current; or an open drain, active high output with a pulldown current. Alternatively, this pin can be configured as a digital output with a PCM signal proportional to the acceleration data. Reference Section 3.8.9 and Section 3.8.10. If unused, this pin must be left unconnected.
7	TEST/ V <sub>PP</sub>	Programming Voltage	This pin provides the power for factory programming of the OTP registers. This pin must be connected to $V_{SS}$ in the application.
8	MISO	SPI Data Out	This pin functions as the serial data output for the SPI port.
9	V <sub>CC</sub>	Supply	This pin supplies power to the device. An external capacitor must be connected between this pin and $V_{SS}$ . Reference Figure 1.
10	SCLK	SPI Clock	This input pin provides the serial clock to the SPI port. An internal pulldown device is connected to this pin.
11	MOSI	SPI Data In	This pin functions as the serial data input to the SPI port. An internal pulldown device is connected to this pin.
12	CS	Chip Select	This input pin provides the chip select for the SPI port. An internal pullup device is connected to this pin.
13	$V_{SSA}$	Analog GND	This pin is the power supply return node for analog circuitry.
14	N/C	No Connect	No Connection
15	N/C	No Connect	No Connection
16	$V_{SSA}$	Analog GND	This pin is the power supply return node for analog circuitry.
17	PAD	Die Attach Pad	This pin is the die attach flag, and is internally connected to V <sub>SS</sub> .
	Corner Pads	Corner Pads	The corner pads are internally connected to V <sub>SS</sub> .

#### MMA685x



# **2 Electrical Characteristics**

# 2.1 Maximum Ratings

Maximum ratings are the extreme limits to which the device can be exposed without permanently damaging it.

#	Rating	Symbol	Value	Unit	
1	Supply Voltage	V <sub>CC</sub>	-0.3 to +7.0	V	(3)
2	C <sub>REG</sub> , C <sub>REGA</sub>	V <sub>REG</sub>	-0.3 to +3.0	V	(3)
3	SCLK, $\overline{\text{CS}}$ , MOSI, V <sub>PP</sub> /TEST	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V	(3)
4	ARM	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V	(3)
5	MISO (high impedance state)	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V	(3)
6	Acceleration without hitting internal g-cell stops	g <sub>gcell_Clip</sub>	±500	g	(3, 18)
7	Acceleration without saturation of internal circuitry	9ADC_Clip	±375	g	(3)
8	Powered Shock (six sides, 0.5 ms duration)	9 <sub>pms</sub>	±1500	g	(5, 18)
9	Unpowered Shock (six sides, 0.5 ms duration)	g <sub>shock</sub>	±2000	g	(5, 18)
10	Drop Shock (to concrete surface)	h <sub>DROP</sub>	1.2	m	(5)
11 12 13	Electrostatic Discharge Human Body Model (HBM) Charge Device Model (CDM) Machine Model (MM)	V <sub>ESD</sub> V <sub>ESD</sub> V <sub>ESD</sub>	±2000 ±750 ±200	V V V	(5) (5) (5)
14	Storage Temperature Range	T <sub>stg</sub>	-40 to +125	°C	(5)
15	Thermal Resistance - Junction to Case	q <sub>JC</sub>	2.5	°C/W	(14)

# 2.2 Operating Range

The operating ratings are the limits normally expected in the application and define the range of operation.

#	Characteristic	Symbol	Min	Тур	Max	Units	
16 17	Supply Voltage Standard Operating Voltage, 3.3 V Standard Operating Voltage, 5.0 V	V <sub>CC</sub>	V <sub>L</sub> +3.135 —	V <sub>TYP</sub> +3.3 +5.0	V <sub>H</sub> +5.25 —	V	(15) (15)
18	Operating Ambient Temperature Range Verified by 100 % Final Test	T <sub>A</sub>	T <sub>L</sub> -40	_	T <sub>H</sub> +105	С	(1)
20	Power-on Ramp Rate (V <sub>CC</sub> )	V <sub>CC_r</sub>	0.000033	_	3300	V/μs	(19)



# 2.3 Electrical Characteristics - Power Supply and I/O

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \ T_L \leq T_A \leq T_H, \ |\Delta T_A| < 25 \ \text{K/min unless otherwise specified}$ 

#	Characteristic		Symbol	Min	Тур	Max	Units	
21	Supply Current (	(4)	I <sub>DD</sub>	3.0	_	7.0	mA	(1)
22 23 24 25 26 27 28 29	V <sub>REG</sub> Undervoltage (Falling) (N <sub>REG</sub> Overvoltage (Rising) (N <sub>REGA</sub> Undervoltage (Falling)	(4) (4) (4) (4) (4)	V <sub>CC_UV_f</sub> V <sub>REG_UV_f</sub> V <sub>REG_OV_r</sub> V <sub>REGA_UV_f</sub> V <sub>REGA_OV_r</sub> V <sub>HYST</sub> V <sub>HYST</sub> V <sub>HYST</sub>	2.74 2.10 2.65 2.20 2.65 65 20 20		3.02 2.25 2.85 2.35 2.85 110 210 150	V V V V W mV mV	(3, 6) (3, 6) (3, 6) (3, 6) (3, 6) (3) (3) (3)
30 31 32		(4) (4)	V <sub>REG_UVR_f</sub> V <sub>REG_UVR_r</sub> V <sub>HYST</sub>	1.764 1.876 80		2.024 2.152 140	V V mV	(3, 6) (3, 6) (3)
33 34		(4) (4)	V <sub>REG</sub> V <sub>REGA</sub>	2.42 2.42	2.50 2.50	2.58 2.58	V	(1, 3) (1, 3)
35 36	External Filter Capacitor (C <sub>REG</sub> , C <sub>REGA</sub> ) Value ESR (including interconnect resistance)		C <sub>REG</sub> ESR	700 —	1000	1500 400	nF mΩ	(19) (19)
37 38	Power Supply Coupling 50 kHz $\leq$ f <sub>n</sub> $\leq$ 300 kHz 4 MHz $\leq$ f <sub>n</sub> $\leq$ 100 MHz					0.004 0.004	LSB/mv LSB/mv	(19) (19)
39 40		(4) (4)	V <sub>OH_3</sub> V <sub>OH_5</sub>	V <sub>CC</sub> - 0.2 V <sub>CC</sub> - 0.4			V	(2, 3) (2, 3)
41 42		(4) (4)	V <sub>OL_3</sub> V <sub>OL_5</sub>			0.2 0.4	V	(2, 3) (2, 3)
		(4) (4)	V <sub>ODH_3</sub> V <sub>ODH_5</sub>	V <sub>CC</sub> - 0.2 V <sub>CC</sub> - 0.4			V V	(2, 3) (2, 3)
		(4) (4)	I <sub>ODPD_3</sub> I <sub>ODPD_5</sub>	50 50		100 100	μ <b>Α</b> μ <b>Α</b>	(2, 3) (2, 3)
47 48		(4) (4)	V <sub>ODH_3</sub> V <sub>ODH_5</sub>			0.2 0.4	V	(2, 3) (2, 3)
		(4) (4)	I <sub>ODPU_3</sub> I <sub>ODPU_5</sub>	-100 -100		-50 -50	μ <b>Α</b> μ <b>Α</b>	(2, 3) (2, 3)
51	Input High Voltage CS, SCLK, MOSI (	(4)	V <sub>IH</sub>	2.0	_	_	V	(3, 6)
		(4)	$V_{IL}$	_	_	1.0	V	(3, 6)
53	Input Voltage Hysteresis CS, SCLK, MOSI	(4)	V <sub>I_HYST</sub>	0.125	_	0.500	V	(19)
54 55	$\begin{array}{ll} \text{Input Current} & \\ & \text{High (at V}_{\text{IH}}) \ \underline{(\text{SC}}\text{LK, MOSI)} \\ & \text{Low (at V}_{\text{IL}}) \ \underline{(\text{CS})} \end{array} \tag{$6$}$	(4) (4)	I <sub>IH</sub> I <sub>IL</sub>	-260 30	–50 50	-30 260	μ <b>Α</b> μ <b>Α</b>	(2, 3) (2, 3)



# 2.4 Electrical Characteristics - Sensor and Signal Chain

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \ T_L \leq T_A \leq T_H, \ |\Delta T_A| < 25 \ \text{K/min unless otherwise specified}$ 

#	Characteristic		Symbol	Min	Тур	Max	Units	
56 57 58 59	50 g (MMA6853) 60 g (MMA6856)	(4) (4) (4) (4)	SENS SENS SENS SENS		20.479 9.766 8.192 4.096		LSB/g LSB/g LSB/g LSB/g	(1, 9) (1, 9) (1, 9) (1, 9)
60 61 67	$ \begin{array}{c} -40 \text{ °C} \leq T_{A} \leq 105 \text{ °C} \\ -40 \text{ °C} \leq T_{A} \leq 105 \text{ °C}, V_{CC\_UV\_f} \leq V_{CC} \text{ - } V_{SS} \leq V_{L} \end{array} $	(4) (4)	ΔSENS ΔSENS ΔSENS	-4 -5 -5	_ _ _	+4 +5 +5	% % %	(1) (1) (3)
68 69 70 71	10-bits, signed	(4) (4)	OFFSET OFFSET OFFSET OFFSET	452 60 452 60	512 0 512 0	572 +60 572 +60	LSB LSB LSB LSB	(1) (1) (3) (3)
72 73	Negative Threshold (10-bits, unsigned)		OFFTHR <sub>POS</sub> OFFTHR <sub>NEG</sub>		612 412		LSB LSB	(7) (7)
74 75 76 77	Fault Response Code		RANGE FAULT UNUSED UNUSED	32 — 1 993		992 — 31 1023	LSB LSB LSB LSB	(7) (7) (7) (7)
78 79 80 81	Fault Response Code		RANGE FAULT UNUSED UNUSED	-480  -511 481	 _512  	480 — –481 511	LSB LSB LSB LSB	(7) (7) (7) (7)
82	Nonlinearity	(4)	NL <sub>OUT</sub>	-1	_	1	% FSR	(3)
83 84	Peak to Peak (10-bit, All Ranges, 400 Hz, 4-pole LPF)		n <sub>RMS</sub> n <sub>P-P</sub>			0.5 1.0	LSB LSB	(3) (3)
85 86		(4) (4)	$egin{array}{c} V_{ZX} \ V_{YX} \end{array}$	-4 -4		+4 +4	% %	(3) (3)
87 88 89 90	STMAG = 0, $-40 ^{\circ}\text{C} \le 1_A \le 105 ^{\circ}\text{C}$ STMAG = 1, $T_A = 25 ^{\circ}\text{C}$ STMAG = 1, $-40 ^{\circ}\text{C} \le T_A \le 105 ^{\circ}\text{C}$ STMAG = 0. $-40 ^{\circ}\text{C} \le T_A \le 105 ^{\circ}\text{C}$	(4) (4) (4) (4)	ΔST <sub>Low25</sub> ΔST <sub>Low</sub> ΔST <sub>HI25</sub> ΔST <sub>HI</sub>	ΔST <sub>MIN</sub> 11.25 10.68 22.5 21.37	ΔST <sub>NOM</sub> 15 15 30 30	ΔST <sub>MAX</sub> 18.75 19.69 37.5 39.38	g g	(1) (1) (1) (1)
92	$V_{CC, UV, f} \leq V_{CC} - V_{SS} \leq V_{L}$		$\Delta ST_{Low}$	10.68	15	19.69	g	(3)
	$V_{CC\_UV\_f} \le V_{CC} - V_{SS} \le V_L$		$\Delta ST_{HI}$	21.37	30	39.38	g	(3)
93	Acceleration (without hitting internal g-cell stops) Any Range Positive/Negative		gg-cell_Clip	500	560	600	g	(19)



# 2.5 Dynamic Electrical Characteristics - Signal Chain

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \ T_L \leq T_A \leq T_H, \ |\Delta T_A| < 25 \ \text{K/min unless otherwise specified}$ 

#	Characteristic		Symbol	Min	Тур	Max	Units	
94 95 96	DSP Sample Rate (LPF 0,1,2,3,4,5) DSP Sample Rate (LPF 8,9,10,11,12,13) Interpolation Sample Rate		t <sub>S</sub> t <sub>S</sub> t <sub>INTERP</sub>	_ _ _	64/f <sub>OSC</sub> 128/f <sub>OSC</sub> t <sub>S</sub> /2	_ _ _	s s s	(7) (7) (7)
97 98	Datapath Latency (excluding g-cell and Low Pass Filter) $T_S = 64/f_{OSC}$ $T_S = 128/f_{OSC}$	(4) (4)	<sup>†</sup> DataPath_8 <sup>†</sup> DataPath_16	33.0 51.9	34.8 54.6	36.5 57.4	μs μs	(7, 16) (7, 16)
99 100 101 102 103 104	Low-Pass Filter ( $t_{\rm S}=8~\mu \rm s$ )     Cutoff frequency 0: 100 Hz, 4-pole     Cutoff frequency 1: 300 Hz, 4-pole     Cutoff frequency 2: 400 Hz, 4-pole     Cutoff frequency 3: 800 Hz, 4-pole     Cutoff frequency 4: 1000 Hz, 4-pole     Cutoff frequency 5: 400 Hz, 3-pole	(4) (4) (4) (4) (4) (4)	fco(LPF) fc1(LPF) fc2(LPF) fc3(LPF) fc4(LPF) fc5(LPF)	95 285 380 760 950 380	100 300 400 800 1000 400	105 315 420 840 1050 420	Hz Hz Hz Hz Hz Hz	(3, 7, 17) (7, 17) (7, 17) (7, 17) (7, 17) (7, 17)
105 106 107 108 109 110	Low-Pass Filter ( $t_{\rm S}$ = 16 $\mu$ s) Cutoff frequency 8: 50 Hz, 4-pole Cutoff frequency 9: 150 Hz, 4-pole Cutoff frequency 10: 200 Hz, 4-pole Cutoff frequency 11: 400 Hz, 4-pole Cutoff frequency 12: 500 Hz, 4-pole Cutoff frequency 13: 200 Hz, 3-pole	(4) (4) (4) (4) (4) (4)	f <sub>C8</sub> (LPF) f <sub>C9</sub> (LPF) f <sub>C10</sub> (LPF) f <sub>C11</sub> (LPF) f <sub>C12</sub> (LPF) f <sub>C13</sub> (LPF)	47.5 142.5 190 380 475 190	50 150 200 400 500 200	52.5 157.5 210 420 525 210	Hz Hz Hz Hz Hz Hz	(7, 17) (7, 17) (7, 17) (7, 17) (7, 17) (7, 17)
111 112 113 114 115 116 117	Offset Cancellation (Normal Mode, 10-bit Output) Offset Averaging Period Offset Slew Rate Offset Update Rate Offset Correction Value per Update Positive Offset Correction Value per Update Negative Offset Correction Threshold Positive Offset Correction Threshold Negative	(4) (4) (4) (4) (4) (4) (4)	OFFAVEPER OFFSLEW OFFRATE OFFCORRN OFFTHP OFFTHN		6.291456 0.2384 1049 0.25 -0.25 0.125 0.125	_ _ _ _ _ _	s LSB/s ms LSB LSB LSB	(7) (7) (7) (7) (7) (7) (7)
118	Offset Monitor Bypass Time after Self-test Deactivation		t <sub>ST_OMB</sub>	_	320	_	t <sub>S</sub>	(3, 7)
119	Time Between Acceleration Data Requests		t <sub>ACC_REQ</sub>	15	_	_	μs	(3, 7, 20)
120 121 122	Arming Output Activation Time (ARM, $I_{ARM} = 200 \mu A$ ) Moving Average and Count Arming Modes (2,3,4,5) Unfiltered Mode Activation Delay (Reference Figure 29) Unfiltered Mode Arm Assertion Time (Reference Figure 29)		t <sub>ARM</sub> tarm_uf_dly tarm_uf_assert	0 0 5.00	_ _ _	1.05 1.05 6.579	μs μs μs	(3, 12) (3, 12) (3)
123	Sensing Element Natural Frequency (-40 °C ≤ T <sub>A</sub> ≤ 105 °C)		f <sub>gcell</sub>	10791	_	15879	Hz	(19)
124	Sensing Element Cutoff Frequency (–3 dB ref. to 0 Hz, –40 °C $\leq$ TA $\leq$ 105 °C)		f <sub>gcell</sub>	0.851	_	2.29	kHz	(19)
125	Sensing Element Damping Ratio (–40 °C ≤ T <sub>A</sub> ≤ 105 °C)		ζ <sub>gcell</sub>	2.46	_	9.36	_	(19)
126	Sensing Element Delay (@100 Hz, −40 °C ≤ T <sub>A</sub> ≤ 105 °C)		f <sub>gcell_delay</sub>	70	_	187	μs	(19)
127	Package Resonance Frequency		f <sub>Package</sub>	100	_	_	kHz	(19)
128	Package Quality Factor		q <sub>Package</sub>	1	_	5		(19)



# 2.6 Dynamic Electrical Characteristics - Supply and SPI

 $V_L \le (V_{CC} - V_{SS}) \le V_H, T_L \le T_A \le T_H, |\Delta T_A| < 25$  K/min unless otherwise specified

#	Characteristic		Symbol	Min	Тур	Max	Units	
	Power-On Recovery Time (V <sub>CC</sub> = V <sub>CCMIN</sub> to first SPI access) Power-On Recovery Time (Internal POR to first SPI access)		t <sub>OP</sub>	_		10 840	ms μs	(3,
131 132	Internal Oscillator Frequency Test Frequency - Divided from Internal Oscillator	(4)	f <sub>OSC</sub> f <sub>OSCTST</sub>	7.6 0.95	8 1	8.4 1.05	MHz MHz	(
133 134 135 136 137 138 139 140 141 142 143 144 145 146 147	Clock (SCLK) high time (90 % of $V_{CC}$ to 90 % of $V_{CC}$ ) Clock (SCLK) low time (10 % of $V_{CC}$ to 10 % of $V_{CC}$ ) Clock (SCLK) low time (10 % of $V_{CC}$ to 10 % of $V_{CC}$ ) Clock (SCLK) rise time (10 % of $V_{CC}$ to 90 % of $V_{CC}$ ) Clock (SCLK) fall time (90 % of $V_{CC}$ to 10 % of $V_{CC}$ ) $\overline{CS}$ asserted to SCLK high ( $\overline{CS}$ = 10 % of $V_{CC}$ to SCLK = 10 % of $V_{CC}$ ) $\overline{CS}$ asserted to MISO valid ( $\overline{CS}$ = 10 % of $V_{CC}$ to MISO = 10/90 % of $V_{CC}$ ) Data setup time (MOSI = 10/90 % of $V_{CC}$ to SCLK = 10 % of $V_{CC}$ ) MOSI Data hold time (SCLK = 90 % of $V_{CC}$ to MISO = 10/90 % of $V_{CC}$ ) MISO Data hold time (SCLK = 90 % of $V_{CC}$ to MISO = 10/90 % of $V_{CC}$ ) SCLK low to data valid (SCLK = 10 % of $V_{CC}$ to $\overline{CS}$ = 90 % of $V_{CC}$ ) $\overline{CS}$ high to $\overline{CS}$ low ( $\overline{CS}$ = 90 % of $V_{CC}$ to $\overline{CS}$ = 90 % of $V_{CC}$ ) $\overline{CS}$ high to $\overline{CS}$ low ( $\overline{CS}$ = 90 % of $V_{CC}$ to $\overline{CS}$ = 90 % of $V_{CC}$ ) $\overline{CS}$ LK low to $\overline{CS}$ low ( $\overline{CS}$ = 90 % of $V_{CC}$ to $\overline{CS}$ = 90 % of $V_{CC}$ ) $\overline{CS}$ LK low to $\overline{CS}$ low ( $\overline{CS}$ = 90 % of $V_{CC}$ to $\overline{CS}$ = 90 % of $V_{CC}$ )	(4) (4) (4) (4) (4) (4) (4) (4) (4) (4)	tsclk tsclkh tsclkh tsclkr tsclkr tsclkr tsclkr tlead taccess tsetup thold_in thold_out tvalid tlag tdsable tcsn tclkcs tcsclk	120 40 40 ———————————————————————————————	15 15 15 ——————————————————————————————		ns ns ns ns ns ns ns ns ns ns	(3) (3) (4) (1) (3) (3) (3) (4) (4) (4) (5)

- 1. Parameters tested 100 % at final test.
- 2. Parameters tested 100 % at wafer probe.
- 3. Parameters verified by characterization
- 4. Indicates a critical characteristic.
- Verified by qualification testing.
- 6. Parameters verified by pass/fail testing in production.
- Functionality guaranteed by modeling, simulation and/or design verification. Circuit integrity assured through IDDQ and scan testing. Timing is determined by internal system clock frequency.
- 8. N/A
- 9. Devices are trimmed at 100 Hz with 1000 Hz low-pass filter option selected. Response is corrected to 0 Hz response.
- 10. Low-pass filter cutoff frequencies shown are -3 dB referenced to 0 Hz response.
- 11. Power supply ripple at frequencies greater than 900 kHz should be minimized to the greatest extent possible.
- 12. Time from falling edge of  $\overline{\text{CS}}$  to ARM output valid.
- 13. N/A
- 14. Thermal resistance between the die junction and the exposed pad; cold plate is attached to the exposed pad.
- 15. Device characterized at all values of V<sub>L</sub> and V<sub>H</sub>. Production test is conducted at all typical voltages (V<sub>TYP</sub>) unless otherwise noted.
- 16. Data path Latency is the signal latency from g-cell to SPI output disregarding filter group delays.
- 17. Filter characteristics are specified independently, and do not include g-cell frequency response.
- 18. Electrostatic Deflection Test completed during wafer probe.
- 19. Verified by simulation.
- 20. Acceleration Data Request timing constraint only applies for proper operation of the Arming Function.






Figure 6. Power-Up Timing




Figure 7. Serial Interface Timing



# 3 Functional Description

# 3.1 Customer Accessible Data Array

A customer accessible data array allows for each device to be customized. The array consists of an OTP factory programmable block and read/write registers for device programmability and status. The OTP and writable register blocks incorporate independent CRC circuitry for fault detection (reference Section 3.2). The writable register block includes a locking mechanism to prevent unintended changes during normal operation. Portions of the array are reserved for factory-programmed trim values. The customer accessible data is shown in Table 3.

**Table 3. Customer Accessible Data** 

	Location				Bit Fu	nction				Туре
Addr	Register	7	6	5	4	3	2	1	0	Туре
\$00	SN0	SN[7]	SN[6]	SN[5]	SN[4]	SN[3]	SN[2]	SN[1]	SN[0]	
\$01	SN1	SN[15]	SN[14]	SN[13]	SN[12]	SN[11]	SN[10]	SN[9]	SN[8]	
\$02	SN2	SN[23]	SN[22]	SN[21]	SN[20]	SN[19]	SN[18]	SN[17]	SN[16]	]
\$03	SN3	SN[31]	SN[30]	SN[29]	SN[28]	SN[27]	SN[26]	SN[25]	SN[24]	
\$04	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	F
\$05	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
\$06	FCTCFG	STMAG	0	0	0	0	0	0	0	
\$07				Invalid Add	lress: "Invalid Regis	ter Request"				
\$08	PN	PN[7]	PN[6]	PN[5]	PN[4]	PN[3]	PN[2]	PN[1]	PN[0]	
\$09				Invalid Add	lress: "Invalid Regis	ter Request"				
\$0A	DEVCTL	RES_1	RES_0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
\$0B	DEVCFG	Reserved	Reserved	ENDINIT	SD	OFMON	A_CFG[2]	A_CFG[1]	A_CFG[0]	
\$0C	DEVCFG_X	ST	Reserved	Reserved	Reserved	LPF[3]	LPF[2]	LPF[1]	LPF[0]	
\$0D				Invalid Add	lress: "Invalid Regis	ter Request"				
\$0E	ARMCFG	Reserved	Reserved	APS[1]	APS[0]	AWS_N[1]	AWS_N[0]	AWS_P[1]	AWS_P[0]	R/W
\$0F				Invalid Add	lress: "Invalid Regis	ter Request"				1000
\$10	ARMT_P	AT_P[7]	AT_P[6]	AT_P[5]	AT_P[4]	AT_P[3]	AT_P[2]	AT_P[1]	AT_P[0]	
\$11				Invalid Add	lress: "Invalid Regis	ter Request"				
\$12	ARMT_N	AT_N[7]	AT_N[6]	AT_N[5]	AT_N[4]	AT_N[3]	AT_N[2]	AT_N[1]	AT_N[0]	
\$13				Invalid Add	lress: "Invalid Regis	ter Request"				
\$14	DEVSTAT	UNUSED	IDE	SDOV	DEVINIT	MISOERR	0	OFFSET	DEVRES	
\$15	COUNT	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	
\$16	OFFCORR_X	OFFCORR_X[7]	OFFCORR_X[6]	OFFCORR_X[5]	OFFCORR_X[4]	OFFCORR_X[3]	OFFCORR_X[2]	OFFCORR_X[1]	OFFCORR_X[0]	R
\$17				Invalid Add	lress: "Invalid Regis	ter Request"				] ''
\$1C	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
\$1D	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	

Type codes

F: Factory programmed OTP location

R/W: Read/write register
R: Read-only register
N/A: Not applicable



#### 3.1.1 Device Serial Number Registers

A unique serial number is programmed into the serial number registers of each MMA685x device during manufacturing. The serial number is composed of the following information:

Bit Range	Content
S12 to S0	Serial Number
S31 to S13	Lot Number

Serial numbers begin at 1 for all produced devices in each lot, and are sequentially assigned. Lot numbers begin at 1 and are sequentially assigned. No lot will contain more devices than can be uniquely identified by the 13-bit serial number. Depending on lot size and quantities, all possible lot numbers and serial numbers may not be assigned.

The serial number registers are included in the OTP shadow register array CRC verification. Reference Section 3.2.1 for details regarding the CRC verification. Beyond this, the contents of the serial number registers have no impact on device operation or performance, and are only used for traceability purposes.

#### 3.1.2 Reserved Registers

These reserved registers are read-only and have no impact on device operation or performance.

**Table 4. Reserved Registers** 

Loca	ation	Bit									
Address	Register	7	6	5	4	3	2	1	0		
\$04	Reserved										
\$05	Reserved										

## 3.1.3 Factory Configuration Registers

The factory configuration register is a one time programmable, read only register which contains customer specific device configuration information that is programmed by NXP.

**Table 5. Factory Configuration Register** 

Loca	ation	Bit							
Address	Register	7	7 6 5 4 3 2 1 0						0
\$06	FCTCFG	STMAG	TMAG 0 0 0 0 0 0						0

#### 3.1.3.1 Self-test Magnitude Selection Bits (STMAG)

The self-test magnitude selection bits indicate if the nominal self-test deflection value is set to the low or high value as shown in the table below.

STMAG	Full-Scale Acceleration Range	Nominal Self-test Deflection Value (Reference Section 2.4)
0	≤ 60 <i>g</i>	$\Delta {\sf ST}_{\sf Low}$
1	> 60 g	ΔST <sub>HI</sub>



## 3.1.4 Part Number Register (PN)

The part number register is a one time programmable, read only register which contains two digits of the device part number to identify the axis and range information. The contents of this register have no impact on device operation or performance.

**Table 6. Part Number Register** 

Loca	ation	Bit							
Address	Register	7	7 6 5 4 3 2 1 0						
\$08	PN	PN[7]	PN[6]	PN[5]	PN[4]	PN[3]	PN[2]	PN[1]	PN[0]

PN Regi	ster Value	Range			
Decimal	HEX	Reference Section 2.4			
51	\$33	20			
52	\$34	35			
53	\$35	50			
54	\$36	75			
55	\$37	100			
56	\$38	60			

# 3.1.5 Device Control Register (DEVCTL)

The device control register is a read-write register which contains device control operations that can be applied during both initialization and normal operation.

**Table 7. Device Control Register** 

Loca	ation	Bit							
Address	Register	7	6	5	4	3	2	1	0
\$0A	DEVCTL	RES_1	RES_1 RES_0 Reserved Reserved Reserved Reserved Reserved Reserved						Reserved
Reset	Value	0 0 0 0 0 0 0					0		

## 3.1.5.1 Reset Control (RES\_1, RES\_0)

A series of three consecutive register write operations to the reset control bits in the DEVCTL register will cause a device reset. To reset the internal digital circuitry, the following register write operations must be performed in the order shown below. The register write operations must be consecutive SPI commands in the order shown or the device will not be reset.

Register Write to DEVCTL	RES_1	RES_0	Effect
SPI Register Write 1	0	0	No Effect
SPI Register Write 2	1	1	No Effect
SPI Register Write 3	0	1	Device RESET

The response to the Register Write returns '0' for RES\_1 and RES\_0. A Register Read of RES\_1 and RES\_0 returns '0' and terminates the reset sequence.

#### 3.1.5.2 Reserved Bits (DEVCTL[5:0])

Bits 5 through 0 of the DEVCTL register are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.



# 3.1.6 Device Configuration Register (DEVCFG)

The device configuration register is a read/write register which contains data for general device configuration. The register can be written during initialization but is locked once the ENDINIT bit is set. This register is included in the writable register CRC check. Refer to Section 3.2.2 for details.

**Table 8. Device Configuration Register** 

Loca	ation	Bit							
Address	Register	7	7 6 5 4 3 2 1					1	0
\$0B	DEVCFG	Reserved	Reserved Reserved ENDINIT SD OFMON A_CFG[2] A_CFG[1] A_CFG[0]						
Reset	Value	0	0	0	0	0	0	0	0

#### 3.1.6.1 Reserved Bits (Reserved)

Bits 6 and 7 of the DEVCFG register are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

#### 3.1.6.2 End of Initialization Bit (ENDINIT)

The ENDINIT bit is a control bit used to indicate that the user has completed all device and system level initialization tests, and that MMA685x will operate in normal mode. Once the ENDINIT bit is set, writes to all writable register bits are inhibited except for the DEVCTL register. Once written, the ENDINIT bit can only be cleared by a device reset. The writable register CRC check (reference Section 3.2.2) is only enabled when the ENDINIT bit is set.

#### 3.1.6.3 SD Bit

The  $\overline{SD}$  bit determines the format of acceleration data results. If the  $\overline{SD}$  bit is set to a logic '1', unsigned results are transmitted, with the zero-g level represented by a nominal value of 512. If the  $\overline{SD}$  bit is cleared, signed results are transmitted, with the zero-g level represented by a nominal value of 0.

SD	Operating Mode
1	Unsigned Data Output
0	Signed Data Output

#### 3.1.6.4 OFMON Bit

The OFMON bit determines if the offset monitor circuit is enabled. If the OFMON bit is set to a logic '1', the offset monitor is enabled. Refer to Section 3.8.5 for more information. If the OFMON bit is cleared, the offset monitor is disabled.

OFMON	Operating Mode
1	Offset Monitor Circuit Enabled
0	Offset Monitor Circuit Disabled



## 3.1.6.5 ARM Configuration Bits (A\_CFG[2:0])

The ARM Configuration Bits (A CFG[2:0]) select the mode of operation for the ARM/PCM pins.

**Table 9. Arming Output Configuration** 

A_CFG[2]	A_CFG[1]	A_CFG[0]	Operating Mode	Output Type	Reference
0	0	0	Arm Output Disabled	Hi Impedance	
0	0	1	PCM Output	Digital Output	Section 3.8.10
0	1	0	Moving Average Mode	Active High with Pulldown Current	Section 3.8.9.1
0	1	1	Moving Average Mode	Active Low with Pullup Current	Section 3.8.9.1
1	0	0	Count Mode	Active High with Pulldown Current	Section 3.8.9.2
1	0	1	Count Mode	Active Low with Pullup Current	Section 3.8.9.2
1	1	0	Unfiltered Mode	Active High with Pulldown Current	Section 3.8.9.3
1	1	1	Unfiltered Mode	Active Low with Pullup Current	Section 3.8.9.3

#### 3.1.7 Axis Configuration Register (DEVCFG X)

The Axis configuration register is a read/write register which contains axis specific configuration information. This register can be written during initialization, but is locked once the ENDINIT bit is set. This register is included in the writable register CRC check. Refer to Section 3.2.2 for details.

**Table 10. Axis Configuration Registers** 

Loca	ation	Bit							
Address	Register	7 6 5 4 3 2					1	0	
\$0C	DEVCFG_X	ST	ST Reserved Reserved Reserved LPF[3] LPF[2] LPF[1] LPF[						LPF[0]
Reset Value 0 0 0 0 0 0				0	0				

#### 3.1.7.1 Self-test Control (ST)

The ST bit enables and disables the self-test circuitry. Self-test circuitry is enabled if a logic '1' is written to ST and the ENDINIT bit has not been set. Enabling the self-test circuitry results in a positive acceleration value. Self-test deflection values are specified in Section 2.4. ST is always cleared following internal reset.

When the self-test circuitry is active, the offset cancellation block and the offset monitor status are suspended, and the status bits in the Acceleration Data Request Response will indicate "Self-test Active". Reference Section 3.8.4 and Section 4.2 for details. When the self-test circuitry is disabled by clearing the ST bit, the offset monitor remains disabled until the time  $t_{ST\_OMB}$  specified in Section 2.4 expires. However, the status bits in the Acceleration Data Request Response will immediately indicate that self-test has been deactivated.

#### 3.1.7.2 Reserved Bits (Reserved)

Bits 6 through 4 of the DEVCFG\_X register are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.



## 3.1.7.3 Low-Pass Filter Selection Bits (LPF[3:0])

The Low Pass Filter selection bit selects a low-pass filter as shown in Table 11. Refer to Section 3.8.3 for details regarding filter configurations.

**Table 11. Low Pass Filter Selection Bits** 

LPF[3]	LPF[2]	LPF[1]	LPF[0]	Low Pass Filter Selected	Nominal Sample Rate (µs)
0	0	0	0	100 Hz, 4-pole	8
0	0	0	1	300 Hz, 4-pole	8
0	0	1	0	400 Hz, 4-pole	8
0	0	1	1	800 Hz, 4-pole	8
0	1	0	0	1000 Hz, 4-pole	8
0	1	0	1	400 Hz, 3-pole	8
0	1	1	0	Reserved	Reserved
0	1	1	1	Reserved	Reserved
1	0	0	0	50 Hz, 4-pole	16
1	0	0	1	150 Hz, 4-pole	16
1	0	1	0	200 Hz, 4-pole	16
1	0	1	1	400 Hz, 4-pole	16
1	1	0	0	500 Hz, 4-pole	16
1	1	0	1	200 Hz, 3-pole	16
1	1	1	0	Reserved Reserved	
1	1	1	1	Reserved	Reserved

Note: Filter characteristics do not include g-cell frequency response.

## 3.1.8 Arming Configuration Registers (ARMCFG)

The arming configuration register contains configuration information for the arming function. The values in this register are only relevant if the arming function is operating in moving average mode, or count mode.

This register can be written during initialization but is locked once the ENDINIT bit is set. Refer to Section 3.1.6.2. This register is included in the writable register CRC check. Refer to Section 3.2.2 for details.

**Table 12. Arming Configuration Register** 

Loca	ation	Bit								
Address	Register	7 6 5		4	3	2	1	0		
\$0E	ARMCFG	Reserved	Reserved	APS[1]	APS[0]	AWS_N[1]	AWS_N[0]	AWS_P[1]	AWS_P[0]	
Reset	Value	0	0	0	0	1	1	1	1	

#### 3.1.8.1 Reserved Bits (Reserved)

Bits 7 through 6 of the ARMCFG register are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.



# 3.1.8.2 Arming Pulse Stretch (APS[1:0])

The APS[1:0] bit sets the programmable pulse stretch time for the arming outputs. Refer to Section 3.8.9 for more details regarding the arming function.

**Table 13. Arming Pulse Stretch Definitions** 

APS[1]	APS[0]	Pulse Stretch Time <sup>(1)</sup> (Typical Oscillator)
0	0	0 ms
0	1	16.256 ms to 16.384 ms
1	0	65.408 ms to 65.536 ms
1	1	261.888 ms to 262.016 ms

<sup>1.</sup> Pulse stretch times are derived from the internal oscillator, so the tolerance on this oscillator applies.

#### 3.1.8.3 Arming Window Size (AWS x[1:0])

The AWS\_x[1:0] bit has a different function depending on the state of the A\_CFG bits in the DEVCFG register.

If the arming function is set to moving average mode, the AWS bits set the number of acceleration samples used for the arming function moving average. The number of samples is set independently for polarity. If the arming function is set to count mode, the AWS bits set the sample count limit for the arming function. The sample count limit is set independently.

Refer to Section 3.8.9 for more details regarding the arming function.

Table 14. Positive Arming Window Size Definitions (Moving Average Mode)

AWS_P[1]	AWS_P[0]	Positive Window Size
0	0	2
0	1	4
1	0	8
1	1	16

Table 15. Negative Arming Window Size Definitions (Moving Average Mode)

AWS_N[1]	AWS_N[0]	Negative Window Size
0	0	2
0	1	4
1	0	8
1	1	16

**Table 16. Arming Count Limit Definitions (Count Mode)** 

AWS_N[1]	AWS_N[0]	AWS_P[1]	AWS_P[0]	Sample Count Limit
Don't Care	Don't Care	0	0	1
Don't Care	Don't Care	0	1	3
Don't Care	Don't Care	1	0	7
Don't Care	Don't Care	1	1	15



## 3.1.9 Arming Threshold Registers (ARMT\_P, ARMT\_N)

These registers contain the positive and negative thresholds to be used by the arming function. Refer to Section 3.8.9 for more details regarding the arming function.

These registers can be written during initialization but are locked once the ENDINIT bit is set. Refer to Section 3.1.6.2. These registers are included in the writable register CRC check. Refer to Section 3.2.2 for details.

**Table 17. Arming Threshold Registers** 

Loca	ation	Bit							
Address	Register	7	6 5		4	3	2	1	0
\$10	ARMT_P	AT_P[7]	AT_P[6]	AT_P[5]	AT_P[4]	AT_P[3]	AT_P[2]	AT_P[1]	AT_P[0]
\$12	ARMT_N	T_N AT_N[7] AT_N[6] AT_N[5]		AT_N[5]	AT_N[4]	AT_N[3]	AT_N[2]	AT_N[1]	AT_N[0]
Reset	Reset Value 0 0 0 0 0 0 0				0	0			

The values programmed into the threshold registers are the threshold values used for the arming function as described in Section 3.8.9. The threshold registers hold independent unsigned 8-bit values for polarity. Each threshold increment is equivalent to one output LSB. Table 18 shows examples of some threshold register values and the corresponding threshold.

Table 18. Threshold Register Value Examples

Axis	Туре	Programmed	d Thresholds		
Range (g)	Sensitivity (g/LSB)	Positive (Decimal)	Negative (Decimal)	Positive Threshold (g)	Negative Threshold ( <i>g</i> )
20	0.04097	100	50	4.10	-2.05
20	0.04097	255	0	10.45	Disabled
50	0.1024	50	20	5.12	-2.05
120	0.24414	20	10	4.88	-2.44

If either the positive or negative threshold is programmed to \$00, comparisons are disabled for only that polarity. The arming function still operates for the opposite polarity. If both the positive and negative arming thresholds are programmed to \$00, the Arming function is disabled, and the output pin is disabled, regardless of the value of the A CFG bits in the DEVCFG register.

#### 3.1.10 Device Status Register (DEVSTAT)

The device status register is a read-only register. A read of this register clears the status flags affected by transient conditions. Reference Section 4.5 for details on the MMA685x response for each status condition.

**Table 19. Device Status Register** 

Loca	ation	Bit								
Address	Register	7	7 6 5 4 3 2 1 0							
\$14	DEVSTAT	UNUSED	IDE	SDOV	DEVINIT	MISOERR	0	OFFSET	DEVRES	

#### 3.1.10.1 Unused Bit (UNUSED)

The unused bit has no impact on operation or performance. When read this bit may be '1' or '0'.

# 3.1.10.2 Internal Data Error Flag (IDE)

The internal data error flag is set if a customer or OTP register data CRC fault or other internal fault is detected as defined in Section 4.5.5. The internal data error flag is cleared by a read of the DEVSTAT register. If the error is associated with a CRC fault in the writable register array, the fault will be re-asserted and will require a device reset to clear. If the error is associated with the data stored in the fuse array, the fault will be re-asserted even after a device reset.

#### 3.1.10.3 Sigma Delta Modulator Over Range Flag (SDOV)

The sigma delta modulator over range flag is set if the sigma delta modulator becomes saturated. The SDOV flag is cleared by a read of the DEVSTAT register.

#### MMA685x



#### 3.1.10.4 Device Initialization Flag (DEVINIT)

The device initialization flag is set during the interval between negation of internal reset and completion of internal device initialization. DEVINIT is cleared automatically. The device initialization flag is not affected by a read of the DEVSTAT register.

#### 3.1.10.5 SPI MISO Data Mismatch Error Flag (MISOERR)

The MISO data mismatch flag is set when a MISO Data mismatch fault occurs as specified in Section 4.5.2. The MISOERR flag is cleared by a read of the DEVSTAT register.

## 3.1.10.6 Offset Monitor Over Range Flags (OFFSET)

The offset monitor over range flag is set if the acceleration signal reaches the specified offset limit. The offset monitor over range flags are cleared by a read of the DEVSTAT register.

#### 3.1.10.7 Device Reset Flag (DEVRES)

The device reset flag is set during device initialization following a device reset. The device reset flag is cleared by a read of the DEVSTAT register.

## 3.1.11 Count Register (COUNT)

The count register is a read-only register which provides the current value of a free-running 8-bit counter derived from the primary oscillator. A 10-bit pre-scaler divides the primary oscillator frequency by 1024. Thus, the value in the register increases by one count every 128  $\mu$ s and the counter rolls over every 32.768 ms.

**Table 20. Count Register** 

Loca	ation	Bit								
Address	Register	7	6 5		4	3	2	1	0	
\$15	COUNT	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	
Reset	Value	0	0	0	0	0	0	0	0	

#### 3.1.12 Offset Correction Value Registers (OFFCORR)

The offset correction value register is a read-only register which contain the most recent offset correction increment / decrement value from the offset cancellation circuit. The value stored in this register indicates the amount of offset correction being applied to the SPI output data. The values have a resolution of 1 LSB.

**Table 21. Offset Correction Value Register** 

Loca	ation	Bit								
Address	Register	7	6 5 4 3				2	1	0	
\$16	OFFCORR_X	OFFCORR_X[7]	OFFCORR_X[6]	OFFCORR_X[5]	OFFCORR_X[4]	OFFCORR_X[3]	OFFCORR_X[2]	OFFCORR_X[1]	OFFCORR_X[0]	
Reset	Value	0	0	0	0	0	0	0	0	

#### 3.1.13 Reserved Registers (Reserved)

Registers \$1C and \$1D are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

**Table 22. Reserved Registers** 

Loca	ation	Bit									
Address	Register	7	6	5	4	3	2	1	0		
\$1C	Reserved										
\$1D	Reserved										
Reset	Value	0	0	0	0	0	0	0	0		



# 3.2 Customer Accessible Data Array CRC Verification

# 3.2.1 OTP Shadow Register Array CRC Verification

The OTP shadow register array is verified for errors using a 3-bit CRC. The CRC verification uses a generator polynomial of  $g(x) = X^3 + X + 1$ , with a seed value = '111'. If a CRC error is detected in the OTP array, the IDE bit is set in the DEVSTAT register.

# 3.2.2 Writable Register CRC Verification

The writable registers in the data array are verified for errors using a 3-bit CRC. The CRC verification is enabled only when the ENDINIT bit is set in the DEVCFG register. The CRC verification uses a generator polynomial of  $g(x) = X^3 + X + 1$ , with a seed value = '111'. If a CRC error is detected in the writable register array, the IDE bit is set in the DEVSTAT register.



# 3.3 Voltage Regulators

Separate internal voltage regulators supply the analog and digital circuitry. External filter capacitors are required, as shown in Figure 1. The voltage regulator module includes voltage monitoring circuitry which indicates a device reset until the external supply and all internal regulated voltages are within predetermined limits. A reference generator provides a stable voltage which is used by the  $\Sigma\Delta$  converters.




Figure 8. Power Supply




Figure 9. Voltage Monitoring



## 3.3.1 C<sub>RFG</sub> Failure Detection

The digital supply voltage regulator is designed to be unstable with low capacitance. If the connection to the  $V_{REG}$  capacitor becomes open, the digital supply voltage will oscillate and cause either an undervoltage, or overvoltage failure within one internal sample time. This failure will result in one of the following:

- 1. The DEVRES flag in the DEVSTAT register will be set. MMA685x will respond to SPI acceleration requests as defined in Table 27.
- 2. MMA685x will be held in RESET and be non-responsive to SPI requests.

# 3.3.2 C<sub>REGA</sub> Failure Detection

The analog supply voltage regulator is designed to be unstable with low capacitance. If the connection to the V<sub>REGA</sub> capacitor becomes open, the analog supply voltage will oscillate and cause either an undervoltage, or overvoltage failure within one internal sample time. The DEVRES flag in the DEVSTAT register will be set. MMA685x will respond to SPI acceleration requests as defined in Table 27.

**Note:** This feature is only supported with a  $V_{CC}$  supply voltage in the range of 4.75 V to 5.25 V.

## 3.3.3 V<sub>SS</sub> and V<sub>SSA</sub> Ground Loss Monitor

MMA685x detects the loss of ground connection to either  $V_{SS}$  or  $V_{SSA}$ . A loss of ground connection to  $V_{SS}$  will result in a  $V_{REG}$  overvoltage failure. A loss of ground connection to  $V_{SSA}$  will result in a  $V_{REG}$  undervoltage failure. Both failures result in a device reset.

#### 3.3.4 SPI Initiated Reset

In addition to voltage monitoring, a device reset can be initiated by a specific series of three write operations involving the RES 1 and RES 0 bits in the DEVCTL register. Reference Section 3.1.5.1. for details regarding the SPI initiated reset.

#### 3.4 Internal Oscillator

MMA685x includes a factory trimmed oscillator as specified in Section 2.6.

#### 3.4.1 Oscillator Monitor

The COUNT register in the customer accessible array is a read-only register which provides the current value of a free-running 8-bit counter derived from the primary oscillator. A 10-bit pre-scaler divides the primary oscillator by 1024. Thus, the value in the COUNT register increases by one count every 128  $\mu$ s, and the register rolls over every 32.768 ms. The SPI master can periodically read the COUNT register, and verify the difference between subsequent register reads against the system time base.

1. The SPI access rates and deviations must be taken into account for this oscillator verification.



## 3.5 Transducer

The MMA685x transducer is an overdamped mass-spring-damper system described by the following transfer function:

$$H(s) = \frac{\omega_n^2}{s^2 + 2 \cdot \xi \cdot \omega_n \cdot s + \omega_n^2}$$

where:

 $\zeta$  = Damping Ratio  $\omega_n$  = Natural Frequency =  $2*\Pi*f_n$ 

Reference Section 2.4 for transducer parameters.

## 3.6 Self-test Interface

The self-test interface applies a voltage to the g-cell, causing deflection of the proof mass. The self-test interface is controlled through SPI write operations to the DEVCFG\_X register described in Section 3.1.7. The ENDINIT bit in the DEVCFG register must also be low to enable self-test. A diagram of the self-test interface is shown in Figure 10.




Figure 10. Self-test Interface

The raw self-test deflection can be verified against raw self-test limits using the following equations:

$$\Delta ST_{MINI \ IMIT} = FLOOR \cdot (\Delta ST_{MIN}) \cdot [SENS \cdot (1 - \Delta SENS)]$$

$$\Delta ST_{MAXLIMIT} = CEIL \cdot (\Delta ST_{MAX}) \cdot [SENS \cdot (1 + \Delta SENS)]$$

where:

 $\Delta ST_{MIN}$  The minimum self-test deflection over temperature as specified in Section 2.4.

The maximum self-test deflection over temperature as specified in Section 2.4.

SENS The sensitivity of the device  $\Delta$ SENS The sensitivity tolerance



# 3.7 $\Sigma\Delta$ Converters

Two sigma delta converters provide the interface between the g-cell and the DSP. The output of each  $\Sigma\Delta$  converter is a data stream at a nominal frequency of 1 MHz.




Figure 11.  $\Sigma\Delta$  Converter Block Diagram

# 3.8 Digital Signal Processing Block

A digital signal processing (DSP) block is used to perform signal filtering and compensation operations. A diagram illustrating the signal processing flow is shown in Figure 12.




Figure 12. Signal Chain Diagram

Table 23. MMA685x Signal Chain Characteristics

	Description	Sample Time (µs)	Data Width Bits	Over Bits	Effective Bits	Rounding Resolution Bits	Typical Block Latency	Reference
A	ΣΔ	1	1		1	_	3.2 μs	Section 3.7
В	SINC Filter	8	14		13	_	11.2 μs	Section 3.8.2
С	Low Pass Filter	8/16	20	6	10	4	Reference Section 3.8.3	Section 3.8.3
D	Compensation	8/16	20	6	10	4	7.875 µs	Section 3.8.6
E	Interpolation	4/8	20	6	10	4	t <sub>s</sub> / 2	Section 3.8.7
F	Offset Cancellation	256	20	6	10	4	N/A	Section 3.8.4
G, H	SPI Output	4/8	_	_	10	_	t <sub>s</sub> / 2	_
I	PCM Output	4/8	_	_	9	_	_	Section 3.8.10



#### 3.8.1 DSP Clock

The DSP is clocked at 8 MHz, with an effective 6MHz operating frequency. The clock to the DSP is disabled for 1 clock prior to each edge of the  $\Sigma\Delta$  modulator clock to minimize noise during data conversion. The bit streams from the two  $\Sigma\Delta$  converters are processed through independent data paths within the DSP.




Figure 13. Clock Generation

#### 3.8.2 Decimation Sinc Filter

The serial data stream produced by the  $\Sigma\Delta$  converter is decimated and converted to parallel values by a 3rd order 16:1 sinc filter with a decimation factor of 8 or 16, depending on the Low Pass Filter selected.

$$H(z) = \left[ \frac{1 - z^{-16}}{16(1 - z^{-1})} \right]^3$$




Figure 14. Sinc Filter Response,  $t_S$  = 8  $\mu s$