



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MMDF3N04HD

Power MOSFET 3 Amps, 40 Volts N-Channel SO-8, Dual

These miniature surface mount MOSFETs feature ultra low $R_{DS(on)}$ and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. These devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

Features

- Ultra Low $R_{DS(on)}$ Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- I_{DSS} Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided
- Avalanche Energy Specified
- This is a Pb-Free Device

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

| Rating | Symbol | Value | Unit |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|------------|-------|
| Drain-to-Source Voltage | V_{DSS} | 40 | Vdc |
| Drain-to-Gate Voltage ($R_{GS} = 1.0\ \text{M}\Omega$) | V_{DGR} | 40 | Vdc |
| Gate-to-Source Voltage – Continuous | V_{GS} | ± 20 | Vdc |
| Drain Current | | | |
| – Continuous @ $T_A = 25^\circ\text{C}$ (Note 1) | I_D | 3.4 | A dc |
| – Continuous @ $T_A = 70^\circ\text{C}$ (Note 1) | I_D | 3.0 | |
| – Pulsed Drain Current (Note 3) | I_{DM} | 40 | A pk |
| Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1) | P_D | 2.0 | W |
| Linear Derating Factor (1) | | 16 | mW/°C |
| Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2) | P_D | 1.39 | W |
| Linear Derating Factor (2) | | 11.11 | mW/°C |
| Operating and Storage Temperature Range | T_J, T_{stg} | -55 to 150 | °C |
| Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ($V_{DD} = 25\ \text{Vdc}$, $V_{GS} = 10\ \text{Vdc}$, Peak $I_L = 9.0\ \text{Apk}$, $L = 4.0\ \text{mH}$, $V_{DS} = 40\ \text{Vdc}$) | E_{AS} | 162 | mJ |

THERMAL CHARACTERISTICS

| Rating | Symbol | Typ | Max | Unit |
|---------------------------------|-----------------|-----|------|------|
| Thermal Resistance, (PCB Mount) | | | | |
| – Junction-to-Ambient, (Note 1) | $R_{\theta JA}$ | – | 62.5 | °C/W |
| – Junction-to-Ambient, (Note 2) | $R_{\theta JA}$ | – | 90 | |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. When mounted on 1" square FR-4 or G-10 board ($V_{GS} = 10\ \text{V}$, @ 10 Secs)
2. When mounted on minimum recommended FR-4 or G-10 board ($V_{GS} = 10\ \text{V}$, @ Steady State)
3. Repetitive rating; pulse width limited by maximum junction temperature.




ON Semiconductor®

<http://onsemi.com>

| $V_{(BR)DSS}$ | $R_{DS(on)}$ TYP | I_D MAX |
|---------------|------------------|-----------|
| 40 V | 80 mΩ @ TBD | 3.0 A |

N-Channel



MARKING DIAGRAM




SO-8
CASE 751
STYLE 11

D3N04H = Device Code
A = Assembly Location
Y = Year
WW = Work Week
▪ = Pb-Free Package

(Note: Microdot may be in either location)

PIN ASSIGNMENT



ORDERING INFORMATION

| Device | Package | Shipping† |
|---------------|-------------------|------------------|
| MMDF3N04HDR2G | SO-8 (Pb-Free) | 2500 Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MMDF3N04HD

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
|----------------|--------|-----|-----|-----|------|
|----------------|--------|-----|-----|-----|------|

OFF CHARACTERISTICS

| | | | | | | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|----------------------|---------|---------------|-----------|--------------|
| Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 0.25 mAdc) Temperature Coefficient (Positive) | (Cpk ≥ 2.0) (Notes 4 & 6) | V _{(BR)DSS} | 40 – | – 4.3 | – – | Vdc mV/°C |
| Zero Gate Voltage Drain Current (V _{DS} = 40 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 40 Vdc, V _{GS} = 0 Vdc, T _J = 125°C) | | I _{DSS} | – – | 0.015 0.15 | 2.5 10 | μAdc |
| Gate-Body Leakage Current (V _{GS} = ± 20 Vdc, V _{DS} = 0) | | I _{GSS} | – | 0.013 | 500 | nAdc |

ON CHARACTERISTICS (Note 4)

| | | | | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|---------------------|----------|------------|-----------|--------------|
| Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mAdc) Threshold Temperature Coefficient (Negative) | (Cpk ≥ 2.0) (Notes 4 & 6) | V _{GS(th)} | 1.0 – | 2.0 4.9 | 3.0 – | Vdc mV/°C |
| Static Drain-to-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 3.4 Adc) (V _{GS} = 4.5 Vdc, I _D = 1.7 Adc) | (Cpk ≥ 2.0) (Notes 4 & 6) | R _{DS(on)} | – – | 55 79 | 80 100 | mΩ |
| Forward Transconductance (V _{DS} = 3.0 Vdc, I _D = 1.7 Adc) | (Note 4) | g _{FS} | 2.0 | 4.5 | – | Mhos |

DYNAMIC CHARACTERISTICS

| | | | | | | |
|----------------------|---------------------------------------------------------------------|------------------|---|-----|-----|----|
| Input Capacitance | (V _{DS} = 32 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz) | C _{ISS} | – | 450 | 900 | pF |
| Output Capacitance | | C _{OSS} | – | 130 | 230 | |
| Transfer Capacitance | | C _{RSS} | – | 32 | 96 | |

SWITCHING CHARACTERISTICS (Note 5)

| | | | | | | |
|---------------------|-------------------------------------------------------------------------------------------------------------------|---------------------|---|------|-----|----|
| Turn-On Delay Time | (V _{DD} = 20 Vdc, I _D = 3.4 Adc, V _{GS} = 10 Vdc, R _G = 6 Ω) (Note 4) | t _{d(on)} | – | 9.0 | 18 | ns |
| Rise Time | | t _r | – | 15 | 30 | |
| Turn-Off Delay Time | | t _{d(off)} | – | 28 | 56 | |
| Fall Time | | t _f | – | 19 | 38 | |
| Turn-On Delay Time | (V _{DD} = 20 Vdc, I _D = 1.7 Adc, V _{GS} = 4.5 Vdc, R _G = 6 Ω) (Note 4) | t _{d(on)} | – | 13 | 26 | ns |
| Rise Time | | t _r | – | 77 | 144 | |
| Turn-Off Delay Time | | t _{d(off)} | – | 17 | 34 | |
| Fall Time | | t _f | – | 20 | 40 | |
| Gate Charge | (V _{DS} = 40 Vdc, I _D = 3.4 Adc, V _{GS} = 10 Vdc) (Note 4) | Q _T | – | 13.9 | 28 | nC |
| | | Q ₁ | – | 2.1 | – | |
| | | Q ₂ | – | 3.7 | – | |
| | | Q ₃ | – | 5.4 | – | |

SOURCE-DRAIN DIODE CHARACTERISTICS

| | | | | | | |
|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|-----------------|--------|-------------|----------|-----|
| Forward On-Voltage | (I _S = 3.4 Adc, V _{GS} = 0 Vdc) (Note 4) (I _S = 3.4 Adc, V _{GS} = 0 Vdc, T _J = 125°C) | V _{SD} | – – | 0.87 0.8 | 1.5 – | Vdc |
| Reverse Recovery Time | (I _S = 3.4 Adc, V _{GS} = 0 Vdc, di _S /dt = 100 A/μs) (Note 4) | t _{rr} | – | 27 | – | ns |
| | | t _a | – | 20 | – | |
| | | t _b | – | 7.0 | – | |
| Reverse Recovery Storage Charge | | Q _{RR} | – | 0.03 | – | μC |

4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

5. Switching characteristics are independent of operating junction temperature.

6. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

MMDF3N04HD

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{GSP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on-state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by $L di/dt$, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

MMDF3N04HD




Figure 11. Reverse Recovery Time (t_{rr})

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r , t_f) does not exceed 10 μs . In addition the total power averaged over a complete switching cycle must not exceed $(T_{J(MAX)} - T_C)/(R_{\theta JC})$.

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

MMDF3N04HD

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

MMDF3N04HD

PACKAGE DIMENSIONS

SOIC-8
CASE 751-07
ISSUE AG



NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| DIM | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC | | 0.050 BSC | |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0° | 8° | 0° | 8° |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

STYLE 11:

1. SOURCE 1
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN 1
8. DRAIN 1

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative