## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China


## The Future of Analog IC Technology ${ }^{\bullet}$

## FEATURES

- 0.8A Switcher Output and 0.2A LDO Output
- $\mathrm{V}_{\mathrm{IN} 1}$ Range for Switcher: 2.5 V to 6 V
- $\mathrm{V}_{\mathrm{IN} 2}$ Range for LDO: 1.2 V to $\mathrm{V}_{\mathrm{IN} 1}$
- Internal Power MOSFET Switches
- Stable with Low ESR Output Ceramic Capacitors
- Up to $93 \%$ Efficiency
- $0.01 \mu \mathrm{~A}$ Shutdown Current
- 1.6 MHz Fixed Switching Frequency
- Up to $100 \%$ Switcher Duty Cycle
- Thermal Shutdown
- Cycle-by-Cycle Over Current Protection
- Short Circuit Protection
- Power On Reset Output
- Available in $3 \times 3$ 10-Pin QFN Packages


## APPLICATIONS

- DVD+/-RW Drives
- Smart Phones
- PDAs
- Digital Cameras
- Portable Instruments
"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.


## TYPICAL APPLICATION



## PACKAGE REFERENCE

| TOP VIEW |  |  |
| :---: | :---: | :---: |
| FB1 1 <br> EN1 2 <br> IN1 3 <br> SW1 4 <br> GND 5 <br>   <br> EXPOSE  <br> ON BAC  |  | $\begin{aligned} & \text { FB2 } \\ & \text { EN2 } \\ & \text { PWROK } \\ & \text { OUT2 } \\ & \text { IN2 } \end{aligned}$ |
| Part Number* | Package | Temperature |
| MP2101DQ | $\begin{gathered} \text { QFN10 } \\ (3 \mathrm{~mm} \times 3 \mathrm{~mm}) \end{gathered}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

* For Tape \& Reel, add suffix -Z (eg. MP2101DQ-Z) For RoHS compliant packaging, add suffix -LF (eg. MP2101DQ-LF-Z)
ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$
IN1, OUT1/2 to GND ................. -0.3 V to +6.5 V
IN2 to GND ......................... -0.3 V to $\mathrm{V}_{\mathrm{IN} 1}+0.3 \mathrm{~V}$
SW1 to GND...................... -0.3 V to $\mathrm{V}_{\mathrm{IN} 1}+0.3 \mathrm{~V}$
PWROK to GND ......................... 0.3 V to +6.5 V
FB1/2, EN1/2 to GND ................. -0.3 V to +6.5 V
Operating Temperature ............. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature............................... $150^{\circ} \mathrm{C}$
Lead Temperature .................................... $260^{\circ} \mathrm{C}$
Storage Temperature ............. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Recommended Operating Conditions ${ }^{(2)}$
Supply Voltage $\mathrm{V}_{\mathrm{IN} 1}$........................... 2.5 V to 6 V
Supply Voltage $\mathrm{V}_{\mathrm{IN} 2}$..........................1.2V to $\mathrm{V}_{\mathrm{IN} 1}$
Output Voltage $\mathrm{V}_{\text {out } 1 / 2}$....................... 0.6 V to 6 V
Operating Temperature ............. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Thermal Resistance ${ }^{(3)} \quad \theta_{J A} \quad \theta_{J C}$
QFN10 (3mm x 3mm) $\qquad$ 50 $\qquad$ ${ }^{\circ} \mathrm{C} / \mathrm{W}$

## Notes:

1) Exceeding these ratings may damage the device.
2) The device is not guaranteed to function outside of its operating conditions.
3) Measured on approximately 1 " square of 1 oz copper.

ELECTRICAL CHARACTERISTICS ${ }^{(4)}$
$\mathrm{V}_{\mathrm{IN} 1 / 2}=\mathrm{V}_{\mathrm{EN} 1 / 2}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameters | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| No Load Supply Current | $\mathrm{V}_{\text {FB1 } 1 / 2}=0.62 \mathrm{~V}$ |  | 400 | 550 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {EN } 1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} 2}=3.6 \mathrm{~V}$ |  | 80 | 100 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {EN } 1}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {EN2 }}=0 \mathrm{~V}$ |  | 300 | 400 | $\mu \mathrm{A}$ |
| Shutdown Current | $\mathrm{V}_{\text {EN } 1 / 2}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN } 1 / 2}=6 \mathrm{~V}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Thermal Shutdown Trip Threshold | Hysteresis $=20^{\circ} \mathrm{C}$ |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| PWROK Upper-Trip Threshold | FB1/2 with respect to the Nominal Value |  | 10 |  | \% |
| PWROK Lower-Trip Threshold | FB1/2 with respect to the Nominal Value |  | -10 |  | \% |
| PWROK Output Lower Voltage | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ |  |  | 0.3 | V |
| PWROK Deglitch Timer (FB1) | Switching Regulator |  | 50 |  | $\mu \mathrm{s}$ |
| PWROK Deglitch Timer (FB2) | LDO |  | 150 |  |  |
| EN1/2 Trip Threshold | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ | 0.3 | 0.96 | 1.5 | V |
| EN1/2 Pull-Down Resistor |  |  | 900 |  | k $\Omega$ |
| Switching Regulator |  |  |  |  |  |
| IN1 Under Voltage Lockout Threshold | Rising Edge | 1.5 | 2.0 | 2.5 | V |
| IN1 Under Voltage Lockout Hysteresis |  |  | 100 |  | mV |
| Regulated FB1Voltage | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 0.588 | 0.600 | 0.612 | V |
|  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ | 0.582 |  | 0.618 |  |
| FB1 Input Bias Current | $\mathrm{V}_{\text {FB } 1}=0.62 \mathrm{~V}$ | -50 | -2 | +50 | nA |

ELECTRICAL CHARACTERISTICS ${ }^{(4)}$ (continued)
$\mathrm{V}_{\mathrm{IN} 1 / 2}=\mathrm{V}_{\mathrm{EN} 1 / 2}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameters | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SW1 PFET On Resistance | $\mathrm{I}_{\mathrm{sw} 1}=100 \mathrm{~mA}$ |  | 0.35 |  | $\Omega$ |
| SW1 NFET On Resistance | $\mathrm{I}_{\mathrm{sw} 1}=-100 \mathrm{~mA}$ |  | 0.25 |  | $\Omega$ |
| SW1 Leakage Current | $\begin{aligned} & V_{E N 1}=0 \mathrm{~V}, V_{I N}=6 \mathrm{~V} \\ & V_{S W 1}=0 \mathrm{~V} \text { or } 6 \mathrm{~V} \end{aligned}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| SW1 PFET Peak Current Limit | Duty Cycle $=100 \%$, Current Pulse Width < 1 ms | 0.9 | 1.4 | 2.0 | A |
| Oscillator Frequency |  | 1.2 | 1.6 | 2.0 | MHz |
| Linear Regulator LDO |  |  |  |  |  |
| IN2 Input Range | $\mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}, \mathrm{~V}_{\text {OUT2 }}=\mathrm{V}_{\text {FB2 }}$ | 1.2 |  | $\mathrm{V}_{\text {IN } 1}$ | V |
| Regulated FB2 Voltage | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 0.588 | 0.600 | 0.612 | V |
|  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ | 0.582 |  | 0.618 |  |
| FB2 Input Bias Current | $\mathrm{V}_{\mathrm{FB} 2}=0.6 \mathrm{~V}$ | -50 | -2 | +50 | nA |
| OUT2 Short Circuit Foldback | $\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V}$ |  | 180 |  | mA |
| OUT2 Output Current | $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$ | 200 |  |  | mA |
| Dropout Voltage ${ }^{(5)}$ | $\mathrm{I}_{\text {LOAD }}=150 \mathrm{~mA}, \mathrm{~V}_{\text {OUT } 2}=1.2 \mathrm{~V}$ |  | 280 |  | mV |

Notes:
4) Production test at $+25^{\circ} \mathrm{C}$. Specifications over the temperature range are guaranteed by design and characterization.
5) The dropout voltage is equal to $\mathrm{V}_{\mathrm{IN2}}-\mathrm{V}_{\text {OUT2 }}$ when $\mathrm{V}_{\text {OUT2 }}$ is 100 mV below the nominal value.

## PIN FUNCTIONS

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| 1 | FB1 | Feedback 1. Feedback Input for the switcher output (OUT1). |
| 2 | EN1 | Enable 1. Enable input for the switcher. Pull high to turn on the switcher; low to turn it off. |
| 3 | IN1 | Input 1. Main input supply for both the switcher and the auxiliary low dropout (LDO) linear <br> regulator. |
| 4 | SW1 | Switcher Switch Node. Output for the 800mA switcher channel. |
| 5 | GND | Ground. |
| 6 | IN2 | Input 2. Input supply for the auxiliary linear regulator LDO output power device. |
| 7 | OUT2 | Output 2. Output of the 200mA LDO. The LDO is designed to be stable with an external <br> minimum 1 1 F ceramic capacitor at 200mA of load current. |
| 8 | PWROK | Power On Reset Open Drain Output. A high output indicates that both outputs are within <br> $\pm 10 \%$ of the regulation value. A low output indicates that the output is outside of the $\pm 10 \%$ <br> window. PWROK is pulled down if EN1 and/or EN2 is low. The PWROK window comparators <br> have a 50 5s deglitch timer for the switcher and 150 <br> LDO to deglitch timer for the linear regulator a false trigger during load transient. |
| 9 | EN2 | Enable 2. Enable input for the linear regulator LDO. Pull high to turn on the LDO; low to turn it <br> off. |
| 10 | FB2 | Feedback 2. Feedback input for the linear regulator output (OUT2). |

## TYPICAL PERFORMANCE CHARACTERISTICS

## $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 1}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 2}=1.2 \mathrm{~V}, \mathrm{C}_{\mathrm{IN} 1}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{IN} 2}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O} 1}=10 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O} 2}=1 \mu \mathrm{~F}, \mathrm{~L}=2.2 \mu \mathrm{H}$,

 $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 1}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 2}=1.2 \mathrm{~V}, \mathrm{C}_{\mathrm{IN} 1}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{IN} 2}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O} 1}=10 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O} 2}=1 \mu \mathrm{~F}, \mathrm{~L}=2.2 \mu \mathrm{H}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.


## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 1}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 2}=1.2 \mathrm{~V}, \mathrm{C}_{\mathrm{IN} 1}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{IN} 2}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O} 1}=10 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O} 2}=1 \mu \mathrm{~F}, \mathrm{~L}=2.2 \mu \mathrm{H}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

Input Ramp Up
$\mathrm{EN}=4 \mathrm{~V}$, $\mathrm{I}_{\text {OUT1 }}=0.3 \mathrm{~A}$,
IOUT2 $=0.1 \mathrm{~A}$ Resistive Load


PWROK Off vs
Vout1 Shorted
$\mathrm{EN}=4 \mathrm{~V}$, $\mathrm{I}_{\mathrm{OUT} 1}=0.3 \mathrm{~A}$,
$\mathrm{I}_{\text {OUT2 }}=0.1 \mathrm{~A}$ Resistive Load


Input Ramp Down
$\mathrm{EN}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT} 1}=0.3 \mathrm{~A}$,
IOUT2 $=0.1 \mathrm{~A}$ Resistive Load


PWROK Off vs
Vout2 Shorted
$\mathrm{EN}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT} 1}=0.3 \mathrm{~A}$,
$\mathrm{I}_{\text {OUT2 }}=0.1 \mathrm{~A}$ Resistive Load

$40 \mu \mathrm{~s} / \mathrm{div}$.

LDO Load Transients
$\mathrm{V}_{\mathrm{IN} 2}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 2}=1.2 \mathrm{~V}$,
$I_{\text {OUT2 }}=0.02 \mathrm{~A}$ to 0.15 A Resistive Load


Heavy Load Ripple
EN1 $=\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$,
IOUT1 $=0.8 \mathrm{~A}$ Resistive Load


## Over Current Protection

$\mathrm{I}_{\text {OUT1 }}=0.3$ A Resistive Load


## LDO Over Current

 Protection$\mathrm{V}_{\mathrm{IN} 2}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT2 }}=2.5 \mathrm{~V}$


## OPERATION

The MP2101 is a fixed-frequency 1.6 MHz , 800 mA current mode PWM step-down switcher with a 200 mA low dropout (LDO) linear regulator. The MP2101 is optimized for low voltage, Li-lon battery powered applications where high efficiency and small size are critical.

The MP2101 uses an external resistor divider to set both the switcher and LDO output voltage from 0.6 V to 6 V .


Figure 1—MP2101 Function Diagram

## 800mA Step-Down Switcher

The switcher integrates both a main switch and a synchronous rectifier, which provides high efficiency and eliminates the need for an external Schottky diode.

This switcher can achieve $100 \%$ duty cycle. The duty cycle (D) of a step-down switcher is defined as:

$$
\mathrm{D}=\mathrm{T}_{\mathrm{ON}} \times \mathrm{f}_{\mathrm{OSC}} \times 100 \% \approx \frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}} \times 100 \%
$$

Where $\mathrm{T}_{\mathrm{ON}}$ is the main switch on time and $\mathrm{f}_{\mathrm{Osc}}$ is the oscillator frequency $(1.6 \mathrm{MHz})$.

## Current Mode PWM Control

Slope compensated current mode PWM control provides stable switching and cycle-by-cycle current limiting for superior load and line response in addition to protection of the internal main switch and synchronous rectifier. During each cycle, the PWM comparator modulates the power transferred to the load by changing the inductor peak current based on the feedback error voltage. During normal operation, the main switch is turned on to ramp the inductor current at each rising edge of the internal oscillator, then switched off when the peak inductor current is above the error voltage. When the main switch is turned off, the synchronous rectifier is immediately turned on and stays on until the next cycle begins.

## Dropout Operation

The MP2101 allows the main switch to remain on for more than one switching cycle and increases the duty cycle while the input voltage is dropping close to the output voltage. When the duty cycle reaches $100 \%$, the main switch is held on to deliver current to the output up to the PFET current limit. The output voltage then becomes the input voltage minus the voltage drop across the main switch and the inductor.

## Short Circuit Protection

When the output is shorted to ground, the oscillator frequency is reduced to prevent the inductor current from increasing beyond the PFET current limit, which is also reduced to lower the short circuit current. The frequency and current limit will return to the normal values once the short circuit condition is removed and the feedback voltage reaches 0.6 V .

## Maximum Load Current

The MP2101 can operate down to a 2.5 V input voltage. However the maximum load current decreases at lower inputs due to a large IR drop on the main switch and synchronous rectifier. The slope compensation signal reduces the peak inductor current as a function of the duty cycle to prevent sub-harmonic oscillations at duty cycles greater than $50 \%$. Conversely, the current limit increases as the duty cycle decreases.

## Power OK

The MP2101 provides an open-drain PWROK output that goes high after both channels reach regulation during startup. PWROK goes low after one of the output channels goes out of regulation by $\pm 10 \%$ or when the device enters shutdown. There is a built-in deglitch timer to avoid a false PWROK trigger during load transients $(50 \mu \mathrm{~s}$ for the switcher and $150 \mu \mathrm{~s}$ for the LDO). When the output is disabled, Power OK remains low.

## 200mA Linear Regulator

The 200mA low dropout (LDO) linear regulator has separate input (IN2) and output (OUT2) pins for the internal power device. The control circuitry of the LDO takes power from the main input supply (IN1). Both IN1 and IN2 input supplies must be present for the LDO to work properly. The LDO power device input (IN2) can be connected to the switcher output or directly to the main supply (Figure 2). If IN2 is tied to IN1, an optional RC filter can be inserted between IN1 and IN2. The RC filter reduces switching noise coupling from IN1 to IN2 and power dissipation inside the MP2101. The switcher guarantees 800 mA output current, but output current to the switcher load will be reduced if the LDO draws current from the switcher output.

## APPLICATION INFORMATION

## Output Voltage Setting

The external resistor divider sets the output voltage. The feedback resistor R1 of the switcher also sets the feedback loop bandwidth with the internal compensation capacitor (see Figure 1).
R1 of the switcher should be $300 \mathrm{k} \Omega$ for optimal transient response. R2 is then given by:

$$
\mathrm{R} 2=\frac{\mathrm{R} 1}{\frac{\mathrm{~V}_{\text {OUT1 }}-1}{0.6 \mathrm{~V}}-1}
$$

R4 of the LDO should be $60 \mathrm{k} \Omega$ for good loop response. R3 is then given by:

$$
\mathrm{R} 3=\mathrm{R} 4 \times\left(\frac{\mathrm{V}_{\mathrm{OUT} 2}}{0.6 \mathrm{~V}}-1\right)
$$

Table 1—Resistor Selection vs. Output Voltage Setting

| $\mathbf{V}_{\text {OUT }}$ | R1 | R2 | R3 | R4 |
| :---: | :---: | :---: | :---: | :---: |
| 1.2 V | $300 \mathrm{k} \Omega$ <br> $(1 \%)$ | $300 \mathrm{k} \Omega$ <br> $(1 \%)$ | $60 \mathrm{k} \Omega$ <br> $(1 \%)$ | $60 \mathrm{k} \Omega$ <br> $(1 \%)$ |
| 1.5 V | $300 \mathrm{k} \Omega$ <br> $(1 \%)$ | $200 \mathrm{k} \Omega$ <br> $(1 \%)$ | $90 \mathrm{k} \Omega$ <br> $(1 \%)$ | $60 \mathrm{k} \Omega$ <br> $(1 \%)$ |
| 1.8 V | $300 \mathrm{k} \Omega$ <br> $(1 \%)$ | $150 \mathrm{k} \Omega$ <br> $(1 \%)$ | $120 \mathrm{k} \Omega$ <br> $(1 \%)$ | $60 \mathrm{k} \Omega$ <br> $(1 \%)$ |
| 2.5 V | $300 \mathrm{k} \Omega$ <br> $(1 \%)$ | $95.3 \mathrm{k} \Omega$ <br> $(1 \%)$ | $190 \mathrm{k} \Omega$ <br> $(1 \%)$ | $60 \mathrm{k} \Omega$ <br> $(1 \%)$ |

## Inductor Selection

A $1 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$ inductor with a DC current rating of at least $25 \%$ higher than the maximum load current is recommended for most applications. For best efficiency, the inductor DC resistance should be $<200 \mathrm{~m} \Omega$. See Table 2 for recommended inductors and manufacturers. For most designs, the inductance value can be derived from the following equation:

$$
\mathrm{L}=\frac{\mathrm{V}_{\text {OUT }} \times\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}{V_{\text {IN }} \times \Delta I_{\mathrm{L}} \times \mathrm{f}_{\text {OSC }}}
$$

Where $\Delta \mathrm{I}_{\mathrm{L}}$ is inductor ripple current.
Choose the inductor ripple current to be approximately $30 \%$ of the maximum load current ( 800 mA ).
The maximum inductor peak current is:

$$
I_{L(M A X)}=I_{\text {LOAD }}+\frac{\Delta I_{\mathrm{L}}}{2}
$$

Under light load conditions below 100 mA , larger inductance is recommended for improved efficiency. Table 3 lists inductors recommended for this purpose.

Table 2—Suggested Surface Mount Inductors

| Manufacturer | Part Number | Inductance $(\boldsymbol{\mu H})$ | Max DCR $(\boldsymbol{\Omega})$ | Saturation <br> Current $(\mathbf{A})$ | Dimensions <br> $\mathbf{L x W} \mathbf{x H}\left(\mathbf{m m}^{\mathbf{3}}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Sumida | CDRH2D11 | 2.2 | 0.098 | 1.27 | $3.2 \times 3.2 \times 1.2$ |
| Toko | D521C | 2.2 | 0.059 | 1.63 | $5 \times 5 \times 1.5$ |
| Sumida | CDRH3D16 | 2.2 | 0.072 | 1.20 | $4 \times 4 \times 1.8$ |

Table 3-Inductors for Improved Efficiency at $\mathbf{2 5 m A}, 50 \mathrm{~mA}$, under 100 mA Load.

| Manufacturer | Part Number | Inductance ( $\boldsymbol{\mu H}$ ) | Max DCR ( $\mathbf{\Omega})$ | Saturation <br> Current (A) | $\mathbf{I}_{\text {RMS }}(\mathbf{A})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Coilcraft | DO1605T-103MX | 10 | 0.3 | 1.0 | 0.9 |
| Murata | LQH4C100K04 | 10 | 0.2 | 1.2 | 0.8 |
| Sumida | CR32-100 | 10 | 0.2 | 1.0 | 0.7 |
| Sumida | CR54-100 | 10 | 0.1 | 1.2 | 1.4 |

## Switcher Input Capacitor Selection

The input capacitor ( $\mathrm{C}_{\mathrm{IN} 1}$ ) reduces the surge current drawn from the input and switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high frequency switching current passing to the input. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a $4.7 \mu \mathrm{~F}$ capacitor is sufficient.

## Switcher Output Capacitor Selection

The output capacitor ( $\mathrm{C}_{01}$ ) keeps the output voltage ripple small and ensures regulation loop stability. The output capacitor impedance should be low at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended. The output ripple $\Delta \mathrm{V}_{\text {OUT }}$ is approximately:

$$
\begin{aligned}
& \Delta \mathrm{V}_{\mathrm{OUT} 1} \leq \frac{\mathrm{V}_{\mathrm{OUT} 1} \times\left(\mathrm{V}_{\mathrm{IN} 1}-\mathrm{V}_{\mathrm{OUT} 1}\right)}{\mathrm{V}_{\mathrm{IN} 1} \times \mathrm{f}_{\mathrm{OSC}} \times \mathrm{L}} \times \\
& \left(\mathrm{ESR}+\frac{1}{8 \times \mathrm{f}_{\mathrm{OSC}} \times \mathrm{C}_{\mathrm{O} 1}}\right)
\end{aligned}
$$

## Thermal Dissipation

Power dissipation should be considered when both channels of the MP2101 provide maximum output current at high ambient temperatures. If the junction temperature rises above $150^{\circ} \mathrm{C}$, the two channels will shut down.

The junction-to-ambient thermal resistance of the 10 -pin QFN ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) $\mathrm{R}_{\text {©JA }}$ is $50^{\circ} \mathrm{C} / \mathrm{W}$. The maximum power dissipation is about 1.6 W when the MP2101 is operating in a $70^{\circ} \mathrm{C}$ ambient temperature environment.

$$
\mathrm{PD}_{\text {MAX }}=\frac{150^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}}{50^{\circ} \mathrm{C} / \mathrm{W}}=1.6 \mathrm{~W}
$$

## Start-Up Consideration

To ensure a smooth start-up of OUT1 and OUT2, it is recommended that the enable signals (EN1 and EN2) be asserted only after the input power rails have been stabilized. If EN1 and EN2 are tied to input rails directly, the UVLO of the MP2101 will dictate when the part starts switching. Since for certain systems, the input supply may have relatively high impedance during ramp up, therefore depending solely on UVLO to start the part may cause input rail dip and output bounce. If the system designer can not provide the enable signal after input power rail is fully established, it is recommended that EN1 and EN2 are connected to the input power rail through a RC delay network (as shown in Figure 2). The RC time constant needs to be significantly large compare to the ramp-up time of the input power rail, which is usually of a few ms.

## PC Board Layout

The high current paths (GND, IN1/IN2 and SW1) should be placed very close to the device with short, direct and wide traces. Input capacitors should be placed as close as possible to the respective $\operatorname{IN}$ and GND pins. The external feedback resistors should be placed next to the FB pins. Keep the switching nodes SW1 short and away from the feedback network.

## TYPICAL APPLICATION CIRCUIT



Figure 2—Optional RC Delay on EN1 and EN2 Circuit

## PACKAGE INFORMATION

## 3mm x 3mm QFN10



TOP VIEW


SIDE VIEW


## NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VEED-5.
5) DRAWING IS NOT TO SCALE.

## RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

