## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## The Future of Analog IC Technology

## DESCRIPTION

The MP2126 is an internally compensated 2.5A synchronous step-down switcher plus a standalone 0.5A low dropout (LDO) linear regulator. It is ideal for powering portable equipment that runs from a single cell LithiumIon (Li+) Battery. The MP2126 can provide up to 2.5 A to the switcher output, and 0.5 A load current to the LDO output from a 2.5 V to 6 V input voltage. Both switcher and LDO output voltages can be regulated as low as 0.6 V .

The 2.5A switcher features an integrated high-side switch and synchronous rectifier for high efficiency. The switcher operating frequency is internally set at 1.25 MHz . With peak current mode control and internal compensation, the MP2126 can be stabilized with ceramic capacitors and small inductors. Fault condition protection includes cycle-bycycle current limiting and thermal shutdown.

The standalone 0.5A LDO output is used to power noise sensitive circuitry. The LDO separate input supply pin (IN2) can be connected to the switcher output to reduce power dissipation and noise from the main switcher.

MP2126 is available in an 8-pin SOIC package with exposed pad.

## FEATURES

- 2.5A Switcher Output Current
- 0.5A LDO Output Current
- Internal Power MOSFET Switches
- Stable with Ceramic Capacitors
- Up to 90\% Efficiency for Switcher
- Switcher Low Dropout Operation: 100\% Duty Cycle
- 1 1 A Shutdown Current
- 1.25 MHz Switching Frequency
- Thermal Shutdown
- Cycle-by-Cycle Over Current Protection
- Short Circuit Protection
- Internal Soft-start for Switcher
- Power On Reset Output
- 2.5 V to 6 V Input Range $\mathrm{V}_{\mathbb{I N} 1}$ for Switcher
- 1 V to $\mathrm{V}_{\mathrm{I} 1}$ Input Range $\mathrm{V}_{\mathrm{IN} 2}$ for LDO
- Available in 8-pin SOIC with Exposed Pad


## APPLICATIONS

- DVD+/-RW Drives
- LCD TVs
- Industrial Instruments
"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION


## ORDERING INFORMATION

| Part Number* | Package | Top Marking | Temperature |
| :---: | :---: | :---: | :---: |
| MP2126DN | SOIC8E | MP2126DN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

*For Tape \& Reel, add suffix -Z (e.g. 2126DN-Z).
For RoHS compliant packaging, add suffix -LF (e.g. MP2126DN-LF-Z)

## PACKAGE REFERENCE



## ABSOLUTE MAXIMUM RATINGS

IN1, OUT1/2 to GND.................. -0.3 V to +6.5 V
IN2 to GND ......................... -0.3 V to $\mathrm{V}_{\mathrm{IN} 1}+0.3 \mathrm{~V}$
SW1 to GND ....................... -0.3 V to $\mathrm{V}_{\text {IN } 1}+0.3 \mathrm{~V}$
.$\left(\mathrm{V}_{\mathrm{SW} 1}>-2.5 \mathrm{~V}\right.$, Transient $<50 \mathrm{~ns}$;
$. \mathrm{V}_{\text {sw } 1}<+8.5 \mathrm{~V}$, Transient $<50 \mathrm{~ns}$ )
FB1/2, EN to GND ...................... -0.3 V to +6.5 V
Operating Temperature............. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Continuous Power Dissipation $\quad\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)^{(2)}$
................................................................. 2.5W
Junction Temperature ............................... $150^{\circ} \mathrm{C}$
Lead Temperature ..................................... $260^{\circ} \mathrm{C}$
Storage Temperature ............. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Recommended Operating Conditions ${ }^{(3)}$
Supply Voltage $\mathrm{V}_{\mathrm{IN} 1}$........................... 2.5 V to 6 V
Supply Voltage $\mathrm{V}_{\mathrm{IN} 2} \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . ~ 1 V ~ t o ~ V_{\mathrm{IN} 1}$
Output Voltage Vout .......................... 0.6 V to 6 V
Operating Temperature ............. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Thermal Resistance ${ }^{(4)} \quad \boldsymbol{\theta}_{\text {JA }} \quad \boldsymbol{\theta}_{J C}$
SOIC8E .......................... $50 \ldots . .1^{\circ} 10 \ldots{ }^{\circ} \mathrm{C} / \mathrm{W}$

## Notes:

1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the maximum junction temperature $\mathrm{T}_{\mathrm{J}}(\mathrm{MAX})$, the junction-toambient thermal resistance $\theta_{\mathrm{JA}}$, and the ambient temperature $\mathrm{T}_{\mathrm{A}}$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by $\mathrm{P}_{\mathrm{D}}(\mathrm{MAX})=\left(\mathrm{T}_{J}(\mathrm{MAX})-\right.$ $\left.\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3) The device is not guaranteed to function outside of its operating conditions.
4) Measured on JESD5 1-7, 4-layer PCB..

## ELECTRICAL CHARACTERISTICS ${ }^{(5)}$

$\mathrm{V}_{\mathrm{IN} 1 / 2}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameters | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| No Load Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN} 1 / 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} 1}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB} 1}=0.65 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{FB} 2}=0.65 \mathrm{~V} \end{aligned}$ |  | 350 | 500 | $\mu \mathrm{A}$ |
| Shutdown Current | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 1}=6 \mathrm{~V}, \mathrm{~V}_{\text {IN2 }}=6 \mathrm{~V}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| EN Trip Threshold | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ | 0.3 |  | 1.5 | V |
| EN Pull Down Resistor |  |  | 600 |  | k $\Omega$ |
| Switching Regulator |  |  |  |  |  |
| IN1 Under Voltage Lockout Threshold | Rising Edge, Hysteresis=0.3V | 1.8 | 2.2 |  | V |
| Undervoltage Lockout Hysteresis |  |  | 300 |  | mV |
| Regulated FB1Voltage | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 0.584 | 0.596 | 0.608 | V |
|  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ | 0.578 | 0.596 | 0.614 |  |
| FB1 Input Bias Current | $\mathrm{V}_{\mathrm{FB} 1}=0.65 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ | -50 |  | +50 | nA |
| SW PFET On Resistance | $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  | 0.20 |  | $\Omega$ |
| SW NFET On Resistance | $\mathrm{I}_{\text {SW }}=-100 \mathrm{~mA}$ |  | 0.15 |  | $\Omega$ |
| SW Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SW} 1}=0 \mathrm{~V} \text { or } 6 \mathrm{~V} \end{aligned}$ | -5 |  | +5 | $\mu \mathrm{A}$ |
| SW PFET Peak Current Limit | Duty Cycle = 100\%, Current Pulse Width < 1 ms | 2.5 | 3.3 | 4.5 | A |
| Oscillator Frequency |  | 1.00 | 1.25 | 1.50 | MHz |
| Linear Regulator LDO |  |  |  |  |  |
| IN2 Input Range | $\mathrm{I}_{\text {LOAD2 }}=10 \mathrm{~mA}, \mathrm{~V}_{\text {OUT2 }}=\mathrm{V}_{\mathrm{FB} 2}$ | 1.1 |  | $\mathrm{V}_{\text {IN1 }}$ | V |
| Regulated FB2 Voltage | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 0.588 | 0.600 | 0.612 | V |
|  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ | 0.582 | 0.600 | 0.618 |  |
| FB2 Input Bias Current | $\mathrm{V}_{\mathrm{FB} 2}=0.6 \mathrm{~V}$ | -50 |  | +50 | nA |
| OUT2 Output Current | $\mathrm{V}_{\text {OUT2 }}=1.2 \mathrm{~V}$ | 500 |  |  | mA |
| OUT2 Short Protection | $\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V}$ | 625 | 725 |  | mA |
| Dropout Voltage ${ }^{(6)}$ | $\mathrm{I}_{\text {LOAD }}=0.3 \mathrm{~A}, \mathrm{~V}_{\text {OUT2 }}=1.2 \mathrm{~V}$ |  | 250 |  | mV |
| Thermal Shutdown |  |  |  |  |  |
| Thermal Shutdown Trip Threshold |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

## Notes:

5) Production test at $+25^{\circ} \mathrm{C}$. Specifications over the temperature range are guaranteed by design and characterization.
6) Dropout voltage is defined as the input-to-output differential when the output voltage drops $3 \%$ below the normal output voltage.

## PIN FUNCTIONS

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| 1 | FB1 | Feedback Input for the switcher output VOUT1. |
| 2 | IN1 | Main Input Supply Pin. Input supply for both the switcher and the low dropout (LDO) linear <br> regulator. |
| 3 | SW1 | Switcher switch node. |
| 4 | GND | Ground. |
| 5 | IN2 | Input Supply for the auxiliary linear regulator LDO output power device. |
| 6 | OUT2 | Output of the 500mA LDO. The LDO is designed to be stable with an external minimum 4.7 $\mu \mathrm{F}$ <br> ceramic capacitor at 500mA load current. |
| 7 | EN | Enable Input. Enable both the switcher and the linear regulator LDO. |
| 8 | FB2 | Feedback Input for the linear regulator output VOUT2. |

TYPICAL PERFORMANCE CHARACTERISTICS
$\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT1 }}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 2}=1.2 \mathrm{~V}, \mathrm{~L}=1 \mathrm{uH}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted



## Line Regulation



Enabled Supply Current vs. Input Voltage


Operating Range


Load Regulation (LDO)


Disabled Supply Current vs. Input Voltage


Load Regulation


Line Regulation (LDO)


## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUt } 1}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 2}=1.2 \mathrm{~V}, \mathrm{~L}=1 \mathrm{uH}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted


20us/div

$1 \mathrm{~ms} / \mathrm{div}$

Enable Startup


200us/div


Input Ripple Voltage
$\mathrm{l}_{01}=\mathrm{OA}$

Input Ripple Voltage
$\mathrm{I}_{\mathrm{O} 1}=2.5 \mathrm{~A}$


Power Up


Output Ripple Voltage
$\mathrm{I}_{01}=0 \mathrm{~A}$


400ns/div

## Power Up

$\mathrm{l}_{01}=0 \mathrm{~A}$


## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT1 }}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT2 }}=1.2 \mathrm{~V}, \mathrm{~L}=1 \mathrm{uH}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted


## OPERATION



Figure 1—Functional Block Diagram

The MP2126 is a 1.25 MHz fixed frequency current mode synchronous step-down switcher with a 0.5A low dropout (LDO) linear regulator.
The MP2126 uses an external resistor divider to set both the switcher and LDO output voltage from 0.6 V to 6 V .

### 2.5A Synchronous Step-Down Switcher

The switcher integrates both a main switch and a synchronous rectifier, which provides high efficiency and eliminates an external Schottky diode.

The duty cycle D of a step-down switcher is defined as:

$$
\mathrm{D}=\mathrm{T}_{\mathrm{ON}} \times \mathrm{f}_{\mathrm{OSC}} \times 100 \% \approx \frac{\mathrm{~V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}} \times 100 \%
$$

Where $T_{\text {ON }}$ is the main switch on time and fosc is the oscillator frequency $(1.25 \mathrm{MHz})$.

## Current Mode PWM Control

Slope compensated current mode PWM control provides stable switching and cycle-by-cycle current limiting for superior load and line response in addition to protection of the internal main switch and synchronous rectifier. The MP2126 switches at a constant frequency $(1.25 \mathrm{MHz})$ and regulates the output voltage. During each cycle the PWM comparator modulates the power transferred to the load by changing the inductor peak current based on the feedback error voltage. During normal operation, the main switch is turned on for a certain time to ramp the inductor current at each rising edge of the internal oscillator, and switched off when the peak inductor current is above the error voltage. When the main switch is off, the synchronous rectifier will be turned on immediately and stay on until the next cycle starts.

## Dropout Operation

The MP2126 allows the main switch to remain on for more than one switching cycle and increases the duty cycle while the input voltage is dropping close to the output voltage. When the duty cycle reaches $100 \%$, the main switch is held on continuously to deliver current to the output up to the PFET current limit. The output voltage then becomes the input voltage minus the voltage drop across the main switch and the inductor.

## Short Circuit Protection

When the output is shorted to ground, the oscillator frequency is reduced to prevent the inductor current from increasing beyond the PFET current limit. The PFET current limit is also reduced to lower the short circuit current. The frequency and current limit will return to the normal values once the short circuit condition is removed and the feedback voltage reaches 0.6 V .

## Enable Control

MP2126 has a dedicated Enable control pin. By pulling it to high or low, the IC can be enabled and disabled by EN. Tie EN to VIN by proper voltage divider for automatic start up as Figure 2 shows. And make sure that:


Figure 2


## Maximum Load Current

The MP2126 can operate down to 2.5 V input voltage; however the maximum load current decreases at lower input due to a large IR drop on the main switch and synchronous rectifier. The slope compensation signal reduces the peak inductor current as a function of the duty cycle to prevent sub-harmonic oscillations at duty cycles greater than $50 \%$. Conversely, the current limit increases as the duty cycle decreases.

### 0.5A Linear Regulator

The 500 mA low dropout (LDO) linear regulator has separate input IN2 and output OUT2 pins for the internal power device. The control circuitry of the LDO takes power from the main input supply IN1. Both IN1 and IN2 input supplies must be presented for the LDO working properly. The LDO power device input IN2 can be connected to the switcher output (Figure1) or directly to the main supply IN1 (Figure2). If the IN2 tied to the IN1, it is optional to insert a RC filter between IN1 and IN2. The RC filter will reduce switching noise coupling from IN1 to IN2 and power dissipation inside the MP2126.

## APPLICATION INFORMATION

## Output Voltage Setting

The external resistor dividers set the output voltage of the switcher and LDO. Choose feedback resistors R2 and R4 value between $1 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ for good transient response.

R1 and R3 are then given by:

$$
\begin{aligned}
& \mathrm{R} 1=\mathrm{R} 2 \times\left(\frac{\mathrm{V}_{\text {OUT1 }}}{0.6 \mathrm{~V}}-1\right) \\
& \mathrm{R} 3=\mathrm{R} 4 \times\left(\frac{\mathrm{V}_{\text {OUT2 }}}{0.6 \mathrm{~V}}-1\right)
\end{aligned}
$$

Table 1—Resistor Selection vs. Output Voltage Setting

| $\mathbf{V}_{\text {OUT }}$ | R1 | R2 | R3 | R4 |
| :---: | :---: | :---: | :---: | :---: |
| 1.2 V | $60.4 \mathrm{k} \Omega$ | $60.4 \mathrm{k} \Omega$ | $60.4 \mathrm{k} \Omega$ | $60.4 \mathrm{k} \Omega$ |
| 1.5 V | $90.9 \mathrm{k} \Omega$ | $60.4 \mathrm{k} \Omega$ | $90.9 \mathrm{k} \Omega$ | $60.4 \mathrm{k} \Omega$ |
| 1.8 V | $121 \mathrm{k} \Omega$ | $60.4 \mathrm{k} \Omega$ | $121 \mathrm{k} \Omega$ | $60.4 \mathrm{k} \Omega$ |
| 2.5 V | $191 \mathrm{k} \Omega$ | $60.4 \mathrm{k} \Omega)$ | $191 \mathrm{k} \Omega$ | $60.4 \mathrm{k} \Omega$ |
| 3.3 V | $274 \mathrm{~K} \Omega$ | $60.4 \mathrm{k} \Omega$ | $274 \mathrm{k} \Omega$ | $60.4 \mathrm{k} \Omega$ |

It is optional to speed the switcher loop response by adding a small feedforward capacitor $\mathrm{C}_{\mathrm{F}}$ parallel with R1. Choose R1xC ${ }_{F}$ time constant around 3usec.

## Inductor Selection

A $1 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$ inductor with DC current rating at least $25 \%$ higher than the maximum load current is recommended for most applications. For best efficiency, the inductor DC resistance should be $<100 \mathrm{~m} \Omega$. See Table 2 for recommended inductors and manufacturers. For most designs, the inductance value can be derived from the following equation:

$$
\mathrm{L}=\frac{\mathrm{V}_{\text {OUT }} \times\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{V}_{\text {IN }} \times \Delta \Delta_{\mathrm{L}} \times \mathrm{f}_{\text {OSC }}}
$$

Where $\Delta I_{L}$ is inductor ripple current. Choose inductor ripple current approximately $30 \%$ of the maximum load current, 2.5A.
The maximum inductor peak current is:

$$
\mathrm{I}_{\mathrm{L}(\operatorname{mAX})}=\mathrm{I}_{\mathrm{LOAD}(\operatorname{MAX})}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
$$

Table 2—Suggested Surface Mount Inductors

| Manufacturer | Part Number | Inductance ( $\boldsymbol{\mu H} \mathbf{H}$ | Max DCR <br> $(\mathbf{m} \Omega)$ | Saturation <br> Current (A) |
| :---: | :---: | :---: | :---: | :---: |
| Toko | D62CB- <br> \#A920CY-1R0M | 1.0 | 11 | 3.48 |
| Wurth | 744314110 | 1.1 | 13 | 3.2 |

## Switcher Input Capacitor $\mathrm{C}_{\mathrm{N} 1}$ Selection

The input capacitor reduces the surge current drawn from the input and switching noise from the device. The input capacitor impedance at the switching frequency should be less than input source impedance to prevent high frequency switching current passing to the input. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a $10 \mu \mathrm{~F} \sim 22 \mu \mathrm{~F}$ capacitor is sufficient.

## Switcher Output Capacitor $\mathrm{C}_{01}$ Selection

The output capacitor keeps output voltage ripple small and ensures regulation loop stable. The output capacitor impedance should be low at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended. For most applications, a $22 \mu \mathrm{~F} \sim 47 \mu \mathrm{~F}$ capacitor is sufficient.

The output ripple $\Delta \mathrm{V}_{\text {OUT }}$ is approximately:
$\Delta \mathrm{V}_{\text {OUT } 1}=\frac{\mathrm{V}_{\text {OUT1 }} \times\left(\mathrm{V}_{\text {IN } 1}-\mathrm{V}_{\text {OUT } 1}\right)}{\mathrm{V}_{\text {IN } 1} \times \mathrm{f}_{\text {OSC }} \times \mathrm{L}} \times\left(\mathrm{ESR}+\frac{1}{8 \times \mathrm{f}_{\text {OSC }} \times \mathrm{C}_{01}}\right)$

## Thermal Dissipation

Power dissipation should be considered when both channels of the MP2126 provide maximum 2.5A switcher output current and 0.5A LDO output current to the loads at high ambient temperature. If the junction temperature rises above $150^{\circ} \mathrm{C}$, the MP2126 two channels will be shut down.

The junction-to-ambient thermal resistance of the 8-pin SOIC $R_{\text {©JA }}$ is $50^{\circ} \mathrm{C} / \mathrm{W}$. The maximum power dissipation is about 1.6 W when the MP2126 is operating in a $70^{\circ} \mathrm{C}$ ambient temperature environment.

$$
\mathrm{PD}_{\operatorname{MAX}}=\frac{150^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}}{50^{\circ} \mathrm{C} / \mathrm{W}}=1.6 \mathrm{~W}
$$



Top Layer

## PCB Layout

The high current paths (GND, IN1/IN2 and SW) should be placed very close to the device with short, direct and wide traces. Input capacitors should be placed as close as possible to the respective VIN and GND pins. The external feedback resistors should be placed next to the FB pins. Keep the switching nodes SW short and away from the feedback network. An external diode (i.e. B130) can be added between SW and GND to reduce switching noise and to improve the load regulation. The reference layout and its schematic are shown below:


Bottom Layer


Figure-3

## PACKAGE INFORMATION

SOIC8E


NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

