



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com


Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## MPC5121E/MPC5123

### MPC5121E/MPC5123 Data Sheet



516 TEPBGA  
27 mm x 27 mm

The MPC5121e/MPC5123 integrates a high performance e300 CPU core based on the Power Architecture® Technology with a rich set of peripheral functions focused on communications and systems integration.

- On-chip temperature sensor
- IIM – IC Identification module

Major features of the MPC5121e/MPC5123 are:

- e300 Power Architecture processor core
- Power modes include doze, nap, sleep, deep sleep, and hibernate
- AXE – Auxiliary Execution Engine
- MBX Lite – 2D/3D graphics engine (not available in MPC5123)
- DIU – Display interface unit
- DDR1, DDR2, and LPDDR/mobile-DDR SDRAM memory controller
- MEM – 128 KB on-chip SRAM
- USB 2.0 OTG controller with integrated physical layer (PHY)
- DMA subsystem
- EMB – Flexible multi-function external memory bus interface
- NFC – NAND flash controller
- LPC – LocalPlus interface
- 10/100Base Ethernet
- PCI interface, version 2.3
- PATA – Parallel ATA integrated development environment (IDE) controller
- SATA – Serial ATA controller with integrated physical layer (PHY)
- SDHC – MMC/SD/SDIO card host controller
- PSC – Programmable serial controller
- I<sup>2</sup>C – inter-integrated circuit communication interfaces
- S/PDIF – Serial audio interface
- CAN – Controller area network
- BDLC – J1850 interface
- VIU – Video Input, ITU-656 compliant
- RTC – On-Chip real-time clock

# Table of Contents

1	Ordering Information	3	3.3.11	FEC	57
2	Pin Assignments	5	3.3.12	USB ULPI	59
2.1	516-TEPBGA Ball Map	5	3.3.13	On-Chip USB PHY	60
2.2	Pinout Listings	6	3.3.14	SDHC	60
3	Electrical and Thermal Characteristics	17	3.3.15	DIU	62
3.1	DC Electrical Characteristics	17	3.3.16	SPDIF	65
3.1.1	Absolute Maximum Ratings	17	3.3.17	CAN	65
3.1.2	Recommended Operating Conditions	18	3.3.18	I <sup>2</sup> C	65
3.1.3	DC Electrical Specifications	19	3.3.19	J1850	66
3.1.4	Electrostatic Discharge	22	3.3.20	PSC	66
3.1.5	Power Dissipation	23	3.3.21	GPIOs and Timers	73
3.1.6	Thermal Characteristics	24	3.3.22	Fusebox	73
3.2	Oscillator and PLL Electrical Characteristics	25	3.3.23	IEEE 1149.1 (JTAG)	74
3.2.1	System Oscillator Electrical Characteristics	26	3.3.24	VIU	76
3.2.2	RTC Oscillator Electrical Characteristics	26	4	System Design Information	76
3.2.3	System PLL Electrical Characteristics	26	4.1	Power Up/Down Sequencing	76
3.2.4	e300 Core PLL Electrical Characteristics	27	4.2	System and CPU Core AVDD Power Supply Filtering	76
3.3	AC Electrical Characteristics	28	4.3	Connection Recommendations	77
3.3.1	Overview	28	4.4	Pull-Up/Pull-Down Resistor Requirements	78
3.3.2	AC Operating Frequency Data	28	4.4.1	Pull-Down Resistor Requirements for TEST pin	78
3.3.3	Resets	29	4.4.2	Pull-Up Requirements for the PCI Control Lines	78
3.3.4	External Interrupts	32	4.5	JTAG	78
3.3.5	SDRAM (DDR)	32	4.5.1	TRST	78
3.3.6	PCI	34	4.5.2	e300 COP/BDM Interface	79
3.3.7	LPC	36	5	Package Information	82
3.3.8	NFC	43	5.1	Package Parameters	82
3.3.9	PATA	45	5.2	Mechanical Dimensions	83
3.3.10	SATA PHY	57	6	Product Documentation	84



Figure 1 shows a simplified MPC5121e/MPC5123 block diagram.




Figure 1. Simplified MPC5121e/MPC5123 Block Diagram

# 1 Ordering Information

Table 1. MPC5121e Orderable Part Numbers

Freescle Part Number	Speed (MHz)	Temperature (ambient)	Qualification	Package	Availability
MPC5121VY400B	400	0 °C to 70 °C	Consumer	RoHS and Pb-free	Tray
MPC5121VY400BR	400	0 °C to 70 °C	Consumer	RoHS and Pb-free	Tape and Reel
MPC5121YVY400B	400	-40 °C to 85 °C	Industrial	RoHS and Pb-free	Tray
MPC5121YVY400BR	400	-40 °C to 85 °C	Industrial	RoHS and Pb-free	Tape and Reel
SPC5121YVY400B	400	-40 °C to 85 °C	Automotive—AEC	RoHS and Pb-free	Tray
SPC5121YVY400BR	400	-40 °C to 85 °C	Automotive—AEC	RoHS and Pb-free	Tape and Reel

Table 2. MPC5123 Orderable Part Numbers

Freescle Part Number	Speed (MHz)	Temperature (ambient)	Qualification	Package	Availability
MPC5123VY400B	400	0 °C to 70 °C	Consumer	RoHS and Pb-free	Tray
MPC5123VY400BR	400	0 °C to 70 °C	Consumer	RoHS and Pb-free	Tape and Reel
MPC5123YVY400B	400	-40 °C to 85 °C	Industrial	RoHS and Pb-free	Tray

**Table 2. MPC5123 Orderable Part Numbers (continued)**

<b>Freescale Part Number</b>	<b>Speed (MHz)</b>	<b>Temperature (ambient)</b>	<b>Qualification</b>	<b>Package</b>	<b>Availability</b>
MPC5123YVY400BR	400	-40 °C to 85 °C	Industrial	RoHS and Pb-free	Tape and Reel
SPC5123YVY400B	400	-40 °C to 85 °C	Automotive—AEC	RoHS and Pb-free	Tray
SPC5123YVY400BR	400	-40 °C to 85 °C	Automotive—AEC	RoHS and Pb-free	Tape and Reel

# 2 Pin Assignments

This section details pin assignments.

## 2.1 516-TEPBGA Ball Map

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	
A		VSS	VSS	SATA_RXN	SATA_RXP	SATA_RX_VSSA	PSC7_4	PSC7_3	PSC6_4	PSC6_2	PSC6_0	PSC11_0	PSC10_2	PSC2_3	PSC1_3	PSC1_1	PSC0_1	CAN1_TX	GPIO2_8	RTC_XTALO	USB2_DRVVBUS	USB_DM	USB_DP	USB_TPA	VSS		
B	VSS	VSS	VSS	SATA_RX_VSSA	VSS	PSC8_3	VSS	PSC7_0	PSC6_3	VDD_I_O	PSC11_1	VSS	PSC10_1	PSC2_1	VDD_I_O	PSC0_4	VSS	GPIO3_1	CAN2_RX	VSS	USB2_VBUS_PWR_FAULT	VSS	USB_VSSA_BIAS	USB_XTALO	VDD_I_O	VSS	
C	VSS	SATA_XTALO	SATA_XTALI	VSS	SATA_VDDA_1P2	PSC9_0	PSC8_2	PSC7_2	AVDD_FUSEWR	PSC6_1	PSC11_2	PSC10_3	PSC10_0	PSC2_0	PSC1_0	PSC0_3	PSC_MCLK_IN	GPIO3_0	CAN1_RX	RTC_XTALI	USB_VDDA	USB_VSSA	VSS	USB_XTALI	VSS	PC1_C_LK	
D	SATA_VDDA_1P2	VSS	SATA_PLL_VSSA	SATA_VDDA_3P3	SATA_VDDA_VREG	PSC9_3	PSC9_1	PSC8_1	VDD_I_O	VDD_I_O	PSC11_4	VSS	PSC2_4	PSC1_4	VDD_I_O	PSC0_0	VSS	HIB_MODE	VBAT_RTC	USB_VDDA	USB_VBUS	USB_VDDA_BIAS	USB_PL_L_PWR3	VSS	VSS	PC1_R_EQ2	
E	SATA_TXN	SATA_VDDA_1P2	SATA_PLL_VDDA1P2	SATA_RESREF	SATA_NAVIZ	PSC9_4	PSC9_2	PSC8_4	PSC8_0	PSC7_1	PSC11_3	PSC10_4	PSC2_2	PSC1_2	PSC0_2	CAN2_TX	GPIO2_9	VSS	USB_UID	USB_VSSA	USB_VSSA	USB_REF	USB_PL_GND	PC1_GNT2	PC1_GNT0	PC1_R_EQ1	
F	SATA_TXP	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDD_I_O	VDD_I_O	VDD_I_O	VSS	VSS	VSS	VSS	VSS	VDD_I_O	VSS	PC1_RST_OUT	VDD_I_O	PC1_A_D30	VDD_I_O	VDD_I_O	PC1_A_D28	
G	SATA_TX_VSSA	NFC_RE	NFC_WE	NFC_WP	VSS																	PC1_GNT1	PC1_REQ0	PC1_A_D29	PC1_A_D26	PC1_C_BE3	
H	NFC_RB	PATA_DACK	NFC_E0	NFC_ALE	NFC_CLE	VSS															VDD_I_O	PC1_A_D31	VSS	PC1_A_D24	VSS	PC1_A_D21	
J	PATA_IOR	PATA_I_OCHR_DY	PATA_I_NTRQ	PATA_DRQ	VDD_I_O																		PC1_A_D27	PC1_A_D25	PC1_A_D23	PC1_A_D20	PC1_A_D18
K	PATA_CET	VDD_I_O	PATA_I_SOLATE	VDD_I_O	PATA_I_OVW	VSS				VDD_C_ORE	VDD_C_ORE	VDD_C_ORE	VDD_C_ORE	VDD_C_ORE	VDD_C_ORE	VDD_C_ORE	VDD_C_ORE	VDD_C_ORE	VSS				PC1_IDSEL	PC1_A_D22	PC1_A_D19	PC1_A_D17	PC1_IRDY
L	EMB_A_D03	EMB_A_D02	EMB_A_D01	EMB_A_D00	PATA_CE2	VSS				VDD_C_ORE	VSS	VSS	VSS	VSS	VSS	VSS	VDD_C_ORE					VSS	PC1_A_D16	VDD_I_O	PC1_C_BE2	VDD_I_O	PC1_D_EVSEL
M	EMB_A_D06	VSS	EMB_A_D05	VSS	EMB_A_D04					VDD_C_ORE	VSS	VSS	VSS	VSS	VSS	VSS	VDD_C_ORE					PC1_TRDY	PC1_FRAME	PC1_STOP	PC1_PERR	PC1_SERR	
N	EMB_A_D10	EMB_A_D09	EMB_A_D08	EMB_A_D07	VSS	VDD_I_O				VDD_C_ORE	VSS	VSS	VSS	VSS	VSS	VSS	VDD_C_ORE				VDD_I_O	PC1_PAR	VSS	PC1_C_BE1	VSS	PC1_A_D15	
P	EMB_A_D15	EMB_A_D14	EMB_A_D11	EMB_A_D13	EMB_A_D12	VDD_I_O				VDD_C_ORE	VSS	VSS	VSS	VSS	VSS	VSS	VDD_C_ORE				VDD_I_O	PC1_C_BE0	PC1_A_D09	PC1_A_D13	PC1_A_D14	PC1_A_D12	
R	EMB_A_D17	VDD_I_O	EMB_A_D16	VDD_I_O	EMB_A_D19					VDD_C_ORE	VSS	VSS	VSS	VSS	VSS	VSS	VDD_C_ORE					PC1_A_D03	PC1_A_D06	PC1_A_D10	PC1_A_D11	PC1_A_D08	
T	EMB_A_D22	EMB_A_D18	EMB_A_D20	EMB_A_D21	EMB_A_D23	VSS				VDD_C_ORE	VSS	VSS	VSS	VSS	VSS	VSS	VDD_C_ORE				VSS	SYS_PL_L_AVDD	VDD_I_O	PC1_A_D05	VDD_I_O	PC1_A_D07	
U	EMB_A_D25	VSS	EMB_A_D24	VSS	EMB_A_D29	VSS				VDD_C_ORE	VDD_C_ORE	VDD_C_ORE	VDD_C_ORE	VDD_C_ORE	VDD_C_ORE	VDD_C_ORE	VDD_C_ORE					VSS	SYS_PL_L_AVSS	PC1_INTA	PC1_A_D00	PC1_A_D02	PC1_A_D04
V	EMB_A_D26	EMB_A_D27	EMB_A_D28	EMB_A_D30	EMB_A_X01																		SRESET	VSS	SYS_XTALI	VSS	PC1_A_D01
W	EMB_A_D31	EMB_A_X00	EMB_A_X02	LPC_A_X03	LPC_C_S0	VDD_I_O																VDD_I_O	TDO	PORESET	HRESET	TEST	SYS_XTALO
Y	LPC_C_S2	VDD_I_O	LPC_C_ST	VDD_I_O	LPC_OE																	J1850_TX	TDI	VSS	TMS	CKSTP_OUT	
AA	LPC_RWB	LPC_ACRK	PSC4_1	LPC_C_LK	PSC4_3	VSS		VDD_MEM_I_O		VSS	VSS		VDD_MEM_I_O	VDD_MEM_I_O		VSS	VSS		CORE_PLL_AVDD		VSS	I2C2_SDA	VDD_I_O	J1850_RX	VDD_I_O	TRST	
AB	PSC4_0	VSS	PSC4_2	VSS	PSC3_1	MDQ1	MVTT0	MDQ5	MDQ1_0	VSS	MVRE_F	MDQ1_9	MDQ2_1	MDQ2_7	MDQ3_1	MA1	MA5	VDD_MEM_I_O	MA14	MCKE	SPDIF_TXCLK	I2C1_SCL	I2C1_SDA	VSS	IRQ1	TCK	
AC	PSC5_0	PSC4_4	PSC5_1	PSC3_2	VDD_MEM_I_O	MDM0	MDQ8	VSS	MDQ1_4	VDD_MEM_I_O	MDQS_2	VSS	MDQ2_5	VDD_MEM_I_O	MDQ3_0	MBA1	VSS	MA7	MA11	VDD_MEM_I_O	MODT	VSS	I2C0_SCL	SPDIF_RX	I2C2_SCL	IRQ0	
AD	PSC5_2	PSC5_3	VSS	PSC3_3	MDQS_0	MDQ6	MDQ1_1	MDQS_1	VDD_MEM_I_O	MDQ1_6	MDQ1_8	MDQ2_0	MDQ2_3	MDQS_3	MDQ2_9	MBA0	MA0	MA4	MA9	MA13	MWE	MCS	CORE_PLL_AVSS	SPDIF_TX	VSS	I2C0_SDA	
AE	VDD_I_O	VDD_I_O	PSC5_4	MDQ2	VDD_MEM_I_O	MDQ7	VSS	MDM1	MDQ1_2	VDD_MEM_I_O	MVTT2	VSS	MDQ2_4	MVTT3	VDD_MEM_I_O	MDQ2_8	VSS	MA2	MA6	VDD_MEM_I_O	MA12	MA15	VSS	VDD_I_O	VDD_I_O	VSS	
AF		VDD_I_O	PSC3_0	PSC3_4	MDQ0	MDQ3	MDQ4	MDQ9	MVTT1	MDQ1_3	MDQ1_5	MDQ1_7	MDM2	MDQ2_2	MDQ2_6	MDM3	MCK	MCK	MBA2	MA3	MA8	MA10	MRAS	MCAS	VDD_I_O		

Figure 2. Ball Map for the MPC5121e 516 TEPBGA Package  
MPC5121E/MPC5123 Data Sheet, Rev. 5

## 2.2 Pinout Listings

Table 3 provides the pin-out listing for the MPC5121e/MPC5123.

**Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 1 of 12)**

Signal	Package Pin Number	Pad Type	Power Supply	Notes
<b>DDR Memory Interface (67 Total)</b>				
MDQ0	AF5	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ1	AB6	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ2	AE4	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ3	AF6	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ4	AF7	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ5	AB8	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ6	AD6	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ7	AE6	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ8	AC7	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ9	AF8	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ10	AB9	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ11	AD7	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ12	AE9	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ13	AF10	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ14	AC9	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ15	AF11	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ16	AD10	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ17	AF12	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ18	AD11	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ19	AB12	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ20	AD12	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ21	AB13	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ22	AF14	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ23	AD13	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ24	AE13	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ25	AC13	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ26	AF15	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ27	AB14	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ28	AE16	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ29	AD15	DDR	V <sub>DD_MEM_IO</sub>	—
MDQ30	AC15	DDR	V <sub>DD_MEM_IO</sub>	—

**Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 2 of 12)**

Signal	Package Pin Number	Pad Type	Power Supply	Notes
MDQ31	AB15	DDR	V <sub>DD_MEM_IO</sub>	—
MDM0	AC6	DDR	V <sub>DD_MEM_IO</sub>	—
MDM1	AE8	DDR	V <sub>DD_MEM_IO</sub>	—
MDM2	AF13	DDR	V <sub>DD_MEM_IO</sub>	—
MDM3	AF16	DDR	V <sub>DD_MEM_IO</sub>	—
MDQS0	AD5	DDR	V <sub>DD_MEM_IO</sub>	—
MDQS1	AD8	DDR	V <sub>DD_MEM_IO</sub>	—
MDQS2	AC11	DDR	V <sub>DD_MEM_IO</sub>	—
MDQS3	AD14	DDR	V <sub>DD_MEM_IO</sub>	—
MBA0	AD16	DDR	V <sub>DD_MEM_IO</sub>	—
MBA1	AC16	DDR	V <sub>DD_MEM_IO</sub>	—
MBA2	AF19	DDR	V <sub>DD_MEM_IO</sub>	—
MA0	AD17	DDR	V <sub>DD_MEM_IO</sub>	—
MA1	AB16	DDR	V <sub>DD_MEM_IO</sub>	—
MA2	AE18	DDR	V <sub>DD_MEM_IO</sub>	—
MA3	AF20	DDR	V <sub>DD_MEM_IO</sub>	—
MA4	AD18	DDR	V <sub>DD_MEM_IO</sub>	—
MA5	AB17	DDR	V <sub>DD_MEM_IO</sub>	—
MA6	AE19	DDR	V <sub>DD_MEM_IO</sub>	—
MA7	AC18	DDR	V <sub>DD_MEM_IO</sub>	—
MA8	AF21	DDR	V <sub>DD_MEM_IO</sub>	—
MA9	AD19	DDR	V <sub>DD_MEM_IO</sub>	—
MA10	AF22	DDR	V <sub>DD_MEM_IO</sub>	—
MA11	AC19	DDR	V <sub>DD_MEM_IO</sub>	—
MA12	AE21	DDR	V <sub>DD_MEM_IO</sub>	—
MA13	AD20	DDR	V <sub>DD_MEM_IO</sub>	—
MA14	AB19	DDR	V <sub>DD_MEM_IO</sub>	—
MA15	AE22	DDR	V <sub>DD_MEM_IO</sub>	—
$\overline{\text{MWE}}$	AD21	DDR	V <sub>DD_MEM_IO</sub>	—
$\overline{\text{MRAS}}$	AF23	DDR	V <sub>DD_MEM_IO</sub>	—
$\overline{\text{MCAS}}$	AF24	DDR	V <sub>DD_MEM_IO</sub>	—
$\overline{\text{MCS}}$	AD22	DDR	V <sub>DD_MEM_IO</sub>	—
MCKE	AB20	DDR	V <sub>DD_MEM_IO</sub>	—
MCK	AF17	DDR	V <sub>DD_MEM_IO</sub>	—
$\overline{\text{MCK}}$	AF18	DDR	V <sub>DD_MEM_IO</sub>	—



**Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 3 of 12)**

Signal	Package Pin Number	Pad Type	Power Supply	Notes
MODT	AC21	DDR	V <sub>DD_MEM_IO</sub>	—
<b>LPC Interface (8 Total)</b>				
LPC_CLK	AA4	General IO	V <sub>DD_IO</sub>	—
$\overline{\text{LPC\_OE}}$	Y5	General IO	V <sub>DD_IO</sub>	—
$\overline{\text{LPC\_RW}}$	AA1	General IO	V <sub>DD_IO</sub>	—
$\overline{\text{LPC\_CS0}}$	W5	General IO	V <sub>DD_IO</sub>	—
$\overline{\text{LPC\_CS1}}$	Y3	General IO	V <sub>DD_IO</sub>	—
$\overline{\text{LPC\_CS2}}$	Y1	General IO	V <sub>DD_IO</sub>	—
$\overline{\text{LPC\_ACK}}$	AA2	General IO	V <sub>DD_IO</sub>	—
LPC_AX03	W4	General IO	V <sub>DD_IO</sub>	—
<b>EMB Interface (35 Total)</b>				
EMB_AX02	W3	General IO	V <sub>DD_IO</sub>	—
EMB_AX01	V5	General IO	V <sub>DD_IO</sub>	—
EMB_AX00	W2	General IO	V <sub>DD_IO</sub>	—
EMB_AD31	W1	General IO	V <sub>DD_IO</sub>	—
EMB_AD30	V4	General IO	V <sub>DD_IO</sub>	—
EMB_AD29	U5	General IO	V <sub>DD_IO</sub>	—
EMB_AD28	V3	General IO	V <sub>DD_IO</sub>	—
EMB_AD27	V2	General IO	V <sub>DD_IO</sub>	—
EMB_AD26	V1	General IO	V <sub>DD_IO</sub>	—
EMB_AD25	U1	General IO	V <sub>DD_IO</sub>	—
EMB_AD24	U3	General IO	V <sub>DD_IO</sub>	—
EMB_AD23	T5	General IO	V <sub>DD_IO</sub>	—
EMB_AD22	T1	General IO	V <sub>DD_IO</sub>	—
EMB_AD21	T4	General IO	V <sub>DD_IO</sub>	—
EMB_AD20	T3	General IO	V <sub>DD_IO</sub>	—
EMB_AD19	R5	General IO	V <sub>DD_IO</sub>	—
EMB_AD18	T2	General IO	V <sub>DD_IO</sub>	—
EMB_AD17	R1	General IO	V <sub>DD_IO</sub>	—
EMB_AD16	R3	General IO	V <sub>DD_IO</sub>	—
EMB_AD15	P1	General IO	V <sub>DD_IO</sub>	—
EMB_AD14	P2	General IO	V <sub>DD_IO</sub>	—
EMB_AD13	P4	General IO	V <sub>DD_IO</sub>	—
EMB_AD12	P5	General IO	V <sub>DD_IO</sub>	—

**Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 4 of 12)**

Signal	Package Pin Number	Pad Type	Power Supply	Notes
EMB_AD11	P3	General IO	V <sub>DD_IO</sub>	—
EMB_AD10	N1	General IO	V <sub>DD_IO</sub>	—
EMB_AD09	N2	General IO	V <sub>DD_IO</sub>	—
EMB_AD08	N3	General IO	V <sub>DD_IO</sub>	—
EMB_AD07	N4	General IO	V <sub>DD_IO</sub>	—
EMB_AD06	M1	General IO	V <sub>DD_IO</sub>	—
EMB_AD05	M3	General IO	V <sub>DD_IO</sub>	—
EMB_AD04	M5	General IO	V <sub>DD_IO</sub>	—
EMB_AD03	L1	General IO	V <sub>DD_IO</sub>	—
EMB_AD02	L2	General IO	V <sub>DD_IO</sub>	—
EMB_AD01	L3	General IO	V <sub>DD_IO</sub>	—
EMB_AD00	L4	General IO	V <sub>DD_IO</sub>	—
<b>PATA Interface (9 Total)</b>				
$\overline{\text{PATA\_CE1}}$	K1	General IO	V <sub>DD_IO</sub>	ATA name: CS0
$\overline{\text{PATA\_CE2}}$	L5	General IO	V <sub>DD_IO</sub>	ATA name: CS1
PATA_ISOLATE	K3	General IO	V <sub>DD_IO</sub>	—
$\overline{\text{PATA\_IOR}}$	J1	General IO	V <sub>DD_IO</sub>	ATA name: DIOR
$\overline{\text{PATA\_IOW}}$	K5	General IO	V <sub>DD_IO</sub>	ATA name: DIOW
PATA_IOCHRDY	J2	General IO	V <sub>DD_IO</sub>	ATA name: IORDY
PATA_INTRQ	J3	General IO	V <sub>DD_IO</sub>	—
PATA_DRQ	J4	General IO	V <sub>DD_IO</sub>	ATA name: DMARQ
$\overline{\text{PATA\_DACK}}$	H2	General IO	V <sub>DD_IO</sub>	ATA name: DMACK
<b>NFC Interface (7 Total)</b>				
$\overline{\text{NFC\_WP}}$	G4	General IO	V <sub>DD_IO</sub>	—
$\overline{\text{NFC\_R/B}}$	H1	General IO	V <sub>DD_IO</sub>	—
$\overline{\text{NFC\_WE}}$	G3	General IO	V <sub>DD_IO</sub>	—
$\overline{\text{NFC\_RE}}$	G2	General IO	V <sub>DD_IO</sub>	—
NFC_ALE	H4	General IO	V <sub>DD_IO</sub>	—
NFC_CLE	H5	General IO	V <sub>DD_IO</sub>	—
$\overline{\text{NFC\_CE0}}$	H3	General IO	V <sub>DD_IO</sub>	—
<b>I2C Interface (6 Total)</b>				
I2C0_SCL	AC23	General IO	V <sub>DD_IO</sub>	—
I2C0_SDA	AD26	General IO	V <sub>DD_IO</sub>	—
I2C1_SCL	AB22	General IO	V <sub>DD_IO</sub>	—

**Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 5 of 12)**

Signal	Package Pin Number	Pad Type	Power Supply	Notes
I2C1_SDA	AB23	General IO	V <sub>DD_IO</sub>	—
I2C2_SCL	AC25	General IO	V <sub>DD_IO</sub>	—
I2C2_SDA	AA22	General IO	V <sub>DD_IO</sub>	—
<b>IRQ Interface (2 Total)</b>				
$\overline{\text{IRQ0}}$	AC26	General IO	V <sub>DD_IO</sub>	—
$\overline{\text{IRQ1}}$	AB25	General IO	V <sub>DD_IO</sub>	—
<b>CAN Interface (4 Total)</b>				
CAN1_RX	C19	Analog Input	VBAT_RTC	—
CAN1_TX	A18	General IO	V <sub>DD_IO</sub>	—
CAN2_RX	B19	Analog Input	VBAT_RTC	—
CAN2_TX	E16	General IO	V <sub>DD_IO</sub>	—
<b>J1850 Interface (2 Total)</b>				
J1850_TX	Y22	General IO	V <sub>DD_IO</sub>	—
J1850_RX	AA24	General IO	V <sub>DD_IO</sub>	—
<b>SPDIF Interface (3 Total)</b>				
SPDIF_TXCLK	AB21	General IO	V <sub>DD_IO</sub>	—
SPDIF_TX	AD24	General IO	V <sub>DD_IO</sub>	—
SPDIF_RX	AC24	General IO	V <sub>DD_IO</sub>	—
<b>PCI (54 Total)</b>				
$\overline{\text{PCI\_INTA}}$	U23	PCI	V <sub>DD_IO</sub>	—
$\overline{\text{PCI\_RST\_OUT}}$	F22	PCI	V <sub>DD_IO</sub>	—
PCI_AD00	U24	PCI	V <sub>DD_IO</sub>	—
PCI_AD01	V26	PCI	V <sub>DD_IO</sub>	—
PCI_AD02	U25	PCI	V <sub>DD_IO</sub>	—
PCI_AD03	R22	PCI	V <sub>DD_IO</sub>	—
PCI_AD04	U26	PCI	V <sub>DD_IO</sub>	—
PCI_AD05	T24	PCI	V <sub>DD_IO</sub>	—
PCI_AD06	R23	PCI	V <sub>DD_IO</sub>	—
PCI_AD07	T26	PCI	V <sub>DD_IO</sub>	—
PCI_AD08	R26	PCI	V <sub>DD_IO</sub>	—
PCI_AD09	P23	PCI	V <sub>DD_IO</sub>	—
PCI_AD10	R24	PCI	V <sub>DD_IO</sub>	—
PCI_AD11	R25	PCI	V <sub>DD_IO</sub>	—
PCI_AD12	P26	PCI	V <sub>DD_IO</sub>	—

**Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 6 of 12)**

Signal	Package Pin Number	Pad Type	Power Supply	Notes
PCI_AD13	P24	PCI	V <sub>DD_IO</sub>	—
PCI_AD14	P25	PCI	V <sub>DD_IO</sub>	—
PCI_AD15	N26	PCI	V <sub>DD_IO</sub>	—
PCI_AD16	L22	PCI	V <sub>DD_IO</sub>	—
PCI_AD17	K25	PCI	V <sub>DD_IO</sub>	—
PCI_AD18	J26	PCI	V <sub>DD_IO</sub>	—
PCI_AD19	K24	PCI	V <sub>DD_IO</sub>	—
PCI_AD20	J25	PCI	V <sub>DD_IO</sub>	—
PCI_AD21	H26	PCI	V <sub>DD_IO</sub>	—
PCI_AD22	K23	PCI	V <sub>DD_IO</sub>	—
PCI_AD23	J24	PCI	V <sub>DD_IO</sub>	—
PCI_AD24	H24	PCI	V <sub>DD_IO</sub>	—
PCI_AD25	J23	PCI	V <sub>DD_IO</sub>	—
PCI_AD26	G25	PCI	V <sub>DD_IO</sub>	—
PCI_AD27	J22	PCI	V <sub>DD_IO</sub>	—
PCI_AD28	F26	PCI	V <sub>DD_IO</sub>	—
PCI_AD29	G24	PCI	V <sub>DD_IO</sub>	—
PCI_AD30	F24	PCI	V <sub>DD_IO</sub>	—
PCI_AD31	H22	PCI	V <sub>DD_IO</sub>	—
PCI_C/ $\overline{\text{BE}}0$	P22	PCI	V <sub>DD_IO</sub>	—
PCI_C/ $\overline{\text{BE}}1$	N24	PCI	V <sub>DD_IO</sub>	—
PCI_C/ $\overline{\text{BE}}2$	L24	PCI	V <sub>DD_IO</sub>	—
PCI_C/ $\overline{\text{BE}}3$	G26	PCI	V <sub>DD_IO</sub>	—
PCI_PAR	N22	PCI	V <sub>DD_IO</sub>	—
$\overline{\text{PCI\_FRAME}}$	M23	PCI	V <sub>DD_IO</sub>	1
$\overline{\text{PCI\_TRDY}}$	M22	PCI	V <sub>DD_IO</sub>	1
$\overline{\text{PCI\_IRDY}}$	K26	PCI	V <sub>DD_IO</sub>	1
$\overline{\text{PCI\_STOP}}$	M24	PCI	V <sub>DD_IO</sub>	1
$\overline{\text{PCI\_DEVSEL}}$	L26	PCI	V <sub>DD_IO</sub>	1
PCI_IDSEL	K22	PCI	V <sub>DD_IO</sub>	—
$\overline{\text{PCI\_SERR}}$	M26	PCI	V <sub>DD_IO</sub>	1
$\overline{\text{PCI\_PERR}}$	M25	PCI	V <sub>DD_IO</sub>	1
PCI_REQ0	G23	PCI	V <sub>DD_IO</sub>	1
PCI_REQ1	E26	PCI	V <sub>DD_IO</sub>	1
$\overline{\text{PCI\_REQ2}}$	D26	PCI	V <sub>DD_IO</sub>	1

**Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 7 of 12)**

Signal	Package Pin Number	Pad Type	Power Supply	Notes
PCI_GNT0	E25	PCI	V <sub>DD_IO</sub>	—
PCI_GNT1	G22	PCI	V <sub>DD_IO</sub>	—
PCI_GNT2	E24	PCI	V <sub>DD_IO</sub>	—
PCI_CLK	C26	PCI	V <sub>DD_IO</sub>	—
<b>PSC Interface (61 Total)</b>				
PSC_MCLK_IN	C17	General IO	V <sub>DD_IO</sub>	—
PSC0_0	D16	General IO	V <sub>DD_IO</sub>	—
PSC0_1	A17	General IO	V <sub>DD_IO</sub>	—
PSC0_2	E15	General IO	V <sub>DD_IO</sub>	—
PSC0_3	C16	General IO	V <sub>DD_IO</sub>	—
PSC0_4	B16	General IO	V <sub>DD_IO</sub>	—
PSC1_0	C15	General IO	V <sub>DD_IO</sub>	—
PSC1_1	A16	General IO	V <sub>DD_IO</sub>	—
PSC1_2	E14	General IO	V <sub>DD_IO</sub>	—
PSC1_3	A15	General IO	V <sub>DD_IO</sub>	—
PSC1_4	D14	General IO	V <sub>DD_IO</sub>	—
PSC2_0	C14	General IO	V <sub>DD_IO</sub>	—
PSC2_1	B14	General IO	V <sub>DD_IO</sub>	—
PSC2_2	E13	General IO	V <sub>DD_IO</sub>	—
PSC2_3	A14	General IO	V <sub>DD_IO</sub>	—
PSC2_4	D13	General IO	V <sub>DD_IO</sub>	—
PSC3_0	AF3	General IO	V <sub>DD_IO</sub>	—
PSC3_1	AB5	General IO	V <sub>DD_IO</sub>	—
PSC3_2	AC4	General IO	V <sub>DD_IO</sub>	—
PSC3_3	AD4	General IO	V <sub>DD_IO</sub>	—
PSC3_4	AF4	General IO	V <sub>DD_IO</sub>	—
PSC4_0	AB1	General IO	V <sub>DD_IO</sub>	—
PSC4_1	AA3	General IO	V <sub>DD_IO</sub>	—
PSC4_2	AB3	General IO	V <sub>DD_IO</sub>	—
PSC4_3	AA5	General IO	V <sub>DD_IO</sub>	—
PSC4_4	AC2	General IO	V <sub>DD_IO</sub>	—
PSC5_0	AC1	General IO	V <sub>DD_IO</sub>	—
PSC5_1	AC3	General IO	V <sub>DD_IO</sub>	—
PSC5_2	AD1	General IO	V <sub>DD_IO</sub>	—

**Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 8 of 12)**

Signal	Package Pin Number	Pad Type	Power Supply	Notes
PSC5_3	AD2	General IO	V <sub>DD_IO</sub>	—
PSC5_4	AE3	General IO	V <sub>DD_IO</sub>	—
PSC6_0	A11	General IO	V <sub>DD_IO</sub>	—
PSC6_1	C10	General IO	V <sub>DD_IO</sub>	—
PSC6_2	A10	General IO	V <sub>DD_IO</sub>	—
PSC6_3	B9	General IO	V <sub>DD_IO</sub>	—
PSC6_4	A9	General IO	V <sub>DD_IO</sub>	—
PSC7_0	B8	General IO	V <sub>DD_IO</sub>	—
PSC7_1	E10	General IO	V <sub>DD_IO</sub>	—
PSC7_2	C8	General IO	V <sub>DD_IO</sub>	—
PSC7_3	A8	General IO	V <sub>DD_IO</sub>	—
PSC7_4	A7	General IO	V <sub>DD_IO</sub>	—
PSC8_0	E9	General IO	V <sub>DD_IO</sub>	—
PSC8_1	D8	General IO	V <sub>DD_IO</sub>	—
PSC8_2	C7	General IO	V <sub>DD_IO</sub>	—
PSC8_3	B6	General IO	V <sub>DD_IO</sub>	—
PSC8_4	E8	General IO	V <sub>DD_IO</sub>	—
PSC9_0	C6	General IO	V <sub>DD_IO</sub>	—
PSC9_1	D7	General IO	V <sub>DD_IO</sub>	—
PSC9_2	E7	General IO	V <sub>DD_IO</sub>	—
PSC9_3	D6	General IO	V <sub>DD_IO</sub>	—
PSC9_4	E6	General IO	V <sub>DD_IO</sub>	—
PSC10_0	C13	General IO	V <sub>DD_IO</sub>	—
PSC10_1	B13	General IO	V <sub>DD_IO</sub>	—
PSC10_2	A13	General IO	V <sub>DD_IO</sub>	—
PSC10_3	C12	General IO	V <sub>DD_IO</sub>	—
PSC10_4	E12	General IO	V <sub>DD_IO</sub>	—
PSC11_0	A12	General IO	V <sub>DD_IO</sub>	—
PSC11_1	B11	General IO	V <sub>DD_IO</sub>	—
PSC11_2	C11	General IO	V <sub>DD_IO</sub>	—
PSC11_3	E11	General IO	V <sub>DD_IO</sub>	—
PSC11_4	D11	General IO	V <sub>DD_IO</sub>	—
<b>JTAG (5 Total)</b>				
TCK	AB26	General IO	V <sub>DD_IO</sub>	2



**Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 9 of 12)**

Signal	Package Pin Number	Pad Type	Power Supply	Notes
TDI	Y23	General IO	V <sub>DD_IO</sub>	3
TDO	W22	General IO	V <sub>DD_IO</sub>	—
TMS	Y25	General IO	V <sub>DD_IO</sub>	3
$\overline{\text{TRST}}$	AA26	General IO	V <sub>DD_IO</sub>	3
<b>Test / Debug (2 Total)</b>				
TEST	W25	General IO	V <sub>DD_IO</sub>	4, 5
$\overline{\text{CKSTP\_OUT}}$	Y26	General IO	V <sub>DD_IO</sub>	—
<b>System Control (3 Total)</b>				
$\overline{\text{HRESET}}$	W24	General IO	V <sub>DD_IO</sub>	6, 2
$\overline{\text{PORESET}}$	W23	General IO	V <sub>DD_IO</sub>	4, 2
$\overline{\text{SRESET}}$	V22	General IO	V <sub>DD_IO</sub>	6, 2
<b>System Clock (2 Total)</b>				
SYS_XTALI	V24	Analog Input	SYS_PLL_AVDD	Oscillator Input
SYS_XTALO	W26	Analog Output	SYS_PLL_AVDD	Oscillator Output
<b>RTC (3 Total)</b>				
RTC_XTALI	C20	Analog Input	VBAT_RTC	Oscillator Input
RTC_XTALO	A20	Analog Output	VBAT_RTC	Oscillator Output
$\overline{\text{HIB\_MODE}}$	D18	Analog Output	VBAT_RTC	—
<b>GP Input Only (4 Total)</b>				
GPIO28	A19	Analog Input	VBAT_RTC	—
GPIO29	E17	Analog Input	VBAT_RTC	—
GPIO30	C18	Analog Input	VBAT_RTC	—
GPIO31	B18	Analog Input	VBAT_RTC	—
<b>DDR Reference Voltage</b>				
MVREF	AB11	Analog Input	Voltage Reference for SSTL input pads	
<b>USB – PHY without Power and Ground Supplies (7 Total)</b>				
USB_XTALI	C24	Analog Input	USB_PLL_PWR3	Oscillator Input
USB_XTALO	B24	Analog Output	USB_PLL_PWR3	Oscillator Output
USB_DP	A23	Analog IO	USB_VDDA	—
USB_DM	A22	Analog IO	USB_VDDA	—
USB_TPA	A24	Analog Output	—	USB PHY debug output
USB_VBUS	D21	Analog IO	—	—

**Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 10 of 12)**

Signal	Package Pin Number	Pad Type	Power Supply	Notes
USB_UID	E19	Analog Input	—	—
<b>USB digital IOs (2 Total)</b>				
USB2_VBUS_PWR_FAULT	B21	General IO	V <sub>DD_IO</sub>	—
USB2_DRVBUS	A21	General IO	V <sub>DD_IO</sub>	—
<b>SATA PHY without Power and Ground Supplies (7 Total)</b>				
SATA_XTALI	C3	Analog Input	SATA_VDDA_3P3	Oscillator Input
SATA_XTALO	C2	Analog Output	SATA_VDDA_3P3	Oscillator Output
SATA_ANAVIZ	E5	Analog Output	—	SATA PHY debug output
SATA_TXN	E1	Analog Output	SATA_VDDA_1P2	—
SATA_TXP	F1	Analog Output	SATA_VDDA_1P2	—
SATA_RXP	A5	Analog Input	SATA_VDDA_1P2	—
SATA_RXN	A4	Analog Input	SATA_VDDA_1P2	—
<b>Power and Ground Supplies (without SATA PHY and USB PHY)</b>				
V <sub>DD_CORE</sub>	K10, K11, K12, K13, K14, K15, K16, K17, L10, L17, M10, M17, N10, N17, P10, P17, R10, R17, T10, T17, U10, U11, U12, U13, U14, U15, U16, U17	Power	—	—
V <sub>DD_IO</sub>	B10, B15, B25, D9, D10, D15, F11, F13, F14, F19, F23, F25, H21, J5, K2, K4, L23, L25, N6, N21, P6, P21, R2, R4, T23, T25, W6, W21, Y2, Y4, AA23, AA25, AE1, AE2, AE24, AE25, AF2, AF25	Power	—	—
V <sub>DD_MEM_IO</sub>	AA8, AA13, AA14, AB18, AC5, AC10, AC14, AC20, AD9, AE5, AE10, AE15, AE20	Power	—	—

**Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 11 of 12)**

Signal	Package Pin Number	Pad Type	Power Supply	Notes
V <sub>SS</sub>	A2, A3, A25, B1,B2, B3, B5, B7, B12, B17, B20, B22, B26, C1, C4, C23, C25, D2, D12, D17, D24, D25, E18, F2, F3, F4, F5, F6, F8, F10, F16, F17, F21, G5, H6, H23, H25, K6, K21, L6, L11, L12, L13, L14, L15, L16, L21, M2, M4, M11, M12, M13, M14, M15, M16, N5, N11, N12, N13, N14, N15, N16,	Ground	—	—
V <sub>SS</sub>	N23, N25, P11, P12, P13, P14, P15, P16, R11, R12, R13, R14, R15, R16, T6, T11, T12, T13, T14, T15, T16, T21, U2, U4, U6, U21, V23, V25, Y24, AA6, AA10, AA11, AA16, AA17, AA21, AB2, AB4, AB10, AB24, AC8, AC12, AC17, AC22, AD3, AD25, AE7, AE12, AE17, AE23, AE26	Ground	—	—
SYS_PLL_AVDD	T22	Analog Power	—	—
SYS_PLL_AVSS	U22	Analog Ground	—	—
CORE_PLL_AVDD	AA19	Analog Power	—	—
CORE_PLL_AVSS	AD23	Analog Ground	—	—
VBAT_RTC	D19	Power	—	—
AVDD_FUSEWR	C9	Power	—	—
MVTT0	AB7	Analog Input	SSTL(DDR2) Termination (ODT) Voltage	
MVTT1	AF9	Analog Input	SSTL(DDR2) Termination (ODT) Voltage	
MVTT2	AE11	Analog Input	SSTL(DDR2) Termination (ODT) Voltage	
MVTT3	AE14	Analog Input	SSTL(DDR2) Termination (ODT) Voltage	
<b>Power and Ground Supplies (USB PHY)</b>				
USB_PLL_GND	E23	Analog Ground	—	—
USB_PLL_PWR3	D23	Analog Power	—	—
USB_RREF	E22	Analog Power	—	—
USB_VSSA_BIAS	B23	Analog Ground	—	—

**Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 12 of 12)**

Signal	Package Pin Number	Pad Type	Power Supply	Notes
USB_VDDA_BIAS	D22	Analog Power	—	—
USB_VSSA	C22, E20, E21	Analog Ground	—	—
USB_VDDA	C21, D20	Analog Power	—	—
<b>Power and Ground Supplies (SATA PHY)</b>				
SATA_RESREF	E4	Analog Power	—	—
SATA_VDDA_3P3	D4	Analog Power	—	—
SATA_VDDA_1P2	C5, D1, E2	Analog Power	—	—
SATA_VDDA_VREG	D5	Analog Power	—	—
SATA_PLL_VDDA1P2	E3	Analog Power	—	—
SATA_PLL_VSSA	D3	Analog Ground	—	—
SATA_RX_VSSA	A6, B4	Analog Ground	—	—
SATA_TX_VSSA	G1	Analog Ground	—	—

<sup>1</sup> This pins should have an external pull-up resistor. Follow PCI specification and see System Design Information.

<sup>2</sup> This pin contains an enabled internal Schmitt trigger.

<sup>3</sup> These JTAG pins have internal pull-up P-FETs. This pin can not be configured.

<sup>4</sup> This pin is an input only. This pin can not be configured.

<sup>5</sup> This test pin must be tied to  $V_{SS}$ .

<sup>6</sup> This pin is an input or open-drain output. This pin can not be configured. There is an internal pull-up resistor implemented.

### NOTE

This table indicates only the pins with permanently enabled internal pull-up, pull-down, or Schmitt trigger. Most of the digital I/O pins can be configured to enable internal pull-up, pull-down, or Schmitt trigger. See the *MPC5121e Microcontroller Reference Manual*, IO Control chapter.

### 3 Electrical and Thermal Characteristics

#### 3.1 DC Electrical Characteristics

##### 3.1.1 Absolute Maximum Ratings

The tables in this section describe the MPC5121e/MPC5123 DC Electrical characteristics. Table 4 gives the absolute maximum ratings.

**Table 4. Absolute Maximum Ratings<sup>1</sup>**

Characteristic	Symbol	Min	Max	Unit	SpecID
Supply voltage – e300 core and peripheral logic	V <sub>DD_CORE</sub>	-0.3	1.47	V	D1.1
Supply voltage – I/O buffers	V <sub>DD_IO</sub> , V <sub>DD_MEM_IO</sub>	-0.3	3.6	V	D1.2
Input reference voltage (DDR/DDR2)	MVREF	-0.3	3.6	V	
Termination Voltage (DDR2)	MVTT	-0.3	3.6	V	
Supply voltage – System APLL, System Oscillator	SYS_PLL_AVDD	-0.3	3.6	V	D1.3
Supply voltage – e300 APLL	CORE_PLL_AVDD	-0.3	3.6	V	D1.4
Supply voltage – RTC (Hibernation)	VBAT_RTC	-0.3	3.6	V	D1.5
Supply voltage – FUSE Programming	AVDD_FUSEWR	-0.3	3.6	V	D1.6
Supply voltage – SATA PHY analog	SATA_VDDA_3P3	-0.3	3.6	V	D1.8
Supply voltage – SATA PHY voltage regulator	SATA_VDDA_VREG	-0.3	2.6	V	D1.9
Supply voltage – SATA PHY Tx/Rx	SATA_VDDA_1P2	-0.3	1.47	V	D1.10
Supply voltage – SATA PHY PLL	SATA_PLL_VDDA1P2	-0.3	1.47	V	D1.11
Supply voltage – USB PHY PLL and OSC	USB_PLL_PWR3	-0.3	3.6	V	D1.12
Supply voltage – USB PHY transceiver	USB_VDDA	-0.3	3.6	V	D1.13
Supply voltage – USB PHY bandgap bias	USB_VDDA_BIAS	-0.3	3.6	V	D1.14
Input voltage – USB PHY cable	USB_VBUS	-0.3	3.6	V	D1.15
Input voltage (V <sub>DD_IO</sub> )	V <sub>in</sub>	-0.3	V <sub>DD_IO</sub> + 0.3	V	D1.16
Input voltage (V <sub>DD_MEM_IO</sub> )	V <sub>in</sub>	-0.3	V <sub>DD_MEM_IO</sub> + 0.3	V	D1.17
Input voltage (VBAT_RTC)	V <sub>in</sub>	-0.3	VBAT_RTC + 0.3	V	D1.18
Input voltage overshoot	V <sub>inos</sub>	—	1	V	D1.19
Input voltage undershoot	V <sub>inus</sub>	—	1	V	D1.20
Storage temperature range	T <sub>stg</sub>	-55	150	°C	D1.21

<sup>1</sup> Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage.

### 3.1.2 Recommended Operating Conditions

Table 5 gives the recommended operating conditions.

**Table 5. Recommended Operating Conditions**

Characteristic	Symbol	Min <sup>1</sup>	Typ	Max <sup>1</sup>	Unit	SpecID
Supply voltage – e300 core and peripheral logic	V <sub>DD_CORE</sub>	1.33	1.4	1.47	V	D2.1
State Retention voltage – e300 core and peripheral logic <sup>2</sup>		1.08	—	—	V	D2.2
Supply voltage – standard I/O buffers	V <sub>DD_IO</sub>	3.0	3.3	3.6	V	D2.3
Supply voltage – memory I/O buffers (DDR)	V <sub>DD_MEM_IO_DDR</sub>	2.3	2.5	2.7	V	D2.4
Supply voltage – memory I/O buffers (DDR2, LPDDR)	V <sub>DD_MEM_IO_DDR2</sub> V <sub>DD_MEM_IO_LPDDR</sub>	1.7	1.8	1.9	V	D2.5
Input Reference Voltage (DDR/DDR2)	MVREF	0.49 × V <sub>DD_MEM_IO</sub>	0.50 × V <sub>DD_MEM_IO</sub>	0.51 × V <sub>DD_MEM_IO</sub>	V	D2.6
Termination Voltage (DDR2)	MVTT	MVREF – 0.04	MVREF	MVREF + 0.04	V	D2.7
Supply voltage – System APLL, System Oscillator	SYS_PLL_AVDD	3.0	3.3	3.6	V	D2.8
Supply voltage – e300 APLL	CORE_PLL_AVDD	3.0	3.3	3.6	V	D2.9
Supply voltage – RTC (Hibernation) <sup>3</sup>	VBAT_RTC	3.0	3.3	3.6	V	D2.10
Supply voltage – FUSE Programming	AVDD_FUSEWR	3.3		3.6	V	D2.11
Supply voltage – SATA PHY analog and OSC	SATA_VDDA_3P3	3.0	3.3	3.6	V	D2.13
Supply voltage – SATA PHY voltage regulator	SATA_VDDA_VREG	1.7		2.6	V	D2.14
Supply voltage – SATA PHY Tx/Rx	SATA_VDDA_1P2	1.14	1.2	1.47	V	D2.15
Supply voltage – SATA PHY PLL	SATA_PLL_VDDA1P2	1.33	1.4	1.47	V	D2.16
Supply voltage – USB PHY PLL and OSC	USB_PLL_PWR3	3.0	3.3	3.6	V	D2.17
Supply voltage – USB PHY transceiver	USB_VDDA	3.0	3.3	3.6	V	D2.18
Supply voltage – USB PHY bandgap bias	USB_VDDA_BIAS	3.0	3.3	3.6	V	D2.19
Input voltage – USB PHY cable	USB_VBUS	1.4	—	3.6	V	D2.20
Input voltage – standard I/O buffers	V <sub>in</sub>	0	—	V <sub>DD_IO</sub>	V	D2.21
Input voltage – memory I/O buffers (DDR)	V <sub>inDDR</sub>	0	—	V <sub>DD_MEM_IO_DDR</sub>	V	D2.22
Input voltage – memory I/O buffers (DDR2)	V <sub>inDDR2</sub>	0	—	V <sub>DD_MEM_I_O_DDR2</sub>	V	D2.23
Input voltage – memory I/O buffers (LPDDR)	V <sub>inLPDDR</sub>	0	—	V <sub>DD_MEM_I_O_LPDR</sub>	V	D2.24
Ambient operating temperature range	T <sub>A</sub>	–40	—	+85	°C	D2.25
Junction operating temperature range	T <sub>J</sub>	–40	—	+125	°C	D2.26

<sup>1</sup> These are recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

<sup>2</sup> The State Retention voltage can be applied to V<sub>DD\_CORE</sub> after the device is placed in Deep-Sleep mode.

<sup>3</sup> VBAT\_RTC should not be supplied by a battery of voltage less than 3.0 V.



### 3.1.3 DC Electrical Specifications

Table 6 gives the DC Electrical characteristics for the MPC5121e/MPC5123 at recommended operating conditions.

**Table 6. DC Electrical Specifications**

Characteristic	Condition	Symbol	Min	Max	Unit	SpecID
Input high voltage	Input type = TTL $V_{DD\_IO}$	$V_{IH}$	$0.51 \times V_{DD\_IO}$	—	V	D3.1
Input high voltage	Input type = TTL $V_{DD\_MEM\_IO\_DDR}$	$V_{IH}$	$MVREF + 0.15$	—	V	D3.2
Input high voltage	Input type = TTL $V_{DD\_MEM\_IO\_DDR2}$	$V_{IH}$	$MVREF + 0.125$	—	V	D3.3
Input high voltage	Input type = TTL $V_{DD\_MEM\_IO\_LPDDR}$	$V_{IH}$	$0.7 \times V_{DD\_MEM\_IO\_LPDDR}$	—	V	D3.4
Input high voltage	Input type = PCI $V_{DD\_IO}$	$V_{IH}$	$0.5 \times V_{DD\_IO}$	—	V	D3.5
Input high voltage	Input type = Schmitt $V_{DD\_IO}$	$V_{IH}$	$0.65 \times V_{DD\_IO}$	—	V	D3.6
Input high voltage	SYS_XTALI crystal mode <sup>1</sup> Bypass mode <sup>2</sup>	$CV_{IH}$	$V_{xtal} + 0.4V$ $(V_{DD\_IO}/2) + 0.4V$	—	V	D3.7
Input high voltage	SATA_XTALI crystal mode Bypass mode	$SV_{IH}$	$V_{xtal} + 0.4V$ $(V_{DD\_IO}/2) + 0.4V$	—	V	D3.8
Input high voltage	USB_XTALI crystal mode Bypass mode	$UV_{IH}$	$V_{xtal} + 0.4V$ $(V_{DD\_IO}/2) + 0.4V$	—	V	D3.9
Input high voltage	RTC_XTALI crystal mode <sup>3</sup> Bypass mode <sup>4</sup>	$RV_{IH}$	$(VBAT\_RTC/5) + 0.5V$ $(VBAT\_RTC/2) + 0.4V$	—	V	D3.10
Input low voltage	Input type = TTL $V_{DD\_IO}$	$V_{IL}$	—	$0.42 \times V_{DD\_IO}$	V	D3.11
Input low voltage	Input type = TTL $V_{DD\_MEM\_IO\_DDR}$	$V_{IL}$	—	$MVREF - 0.15$	V	D3.12
Input low voltage	Input type = TTL $V_{DD\_MEM\_IO\_DDR2}$	$V_{IL}$	—	$MVREF - 0.125$	V	D3.13
Input low voltage	Input type = TTL $V_{DD\_MEM\_IO\_LPDDR}$	$V_{IL}$	—	$0.3 \times V_{DD\_MEM\_IO\_LPDDR}$	V	D3.14
Input low voltage	Input type = PCI $V_{DD\_IO}$	$V_{IL}$	—	$0.3 \times V_{DD\_IO}$	V	D3.15
Input low voltage	Input type = Schmitt $V_{DD\_IO}$	$V_{IL}$	—	$0.35 \times V_{DD\_IO}$	V	D3.16
Input low voltage	SYS_XTALI crystal mode Bypass mode	$CV_{IL}$	—	$V_{xtal} - 0.4$ $(V_{DD\_IO}/2) - 0.4$	V	D3.17
Input low voltage	SATA_XTALI crystal mode Bypass mode	$SV_{IL}$	—	$V_{xtal} - 0.4 V$ $(V_{DD\_IO}/2) - 0.4$	V	D3.18
Input low voltage	USB_XTALI crystal mode Bypass mode	$UV_{IL}$	—	$V_{xtal} - 0.4$ $(V_{DD\_IO}/2) - 0.4$	V	D3.19
Input low voltage	RTC_XTALI crystal mode Bypass mode	$RV_{IL}$	—	$(VBAT\_RTC/5) - 0.5$ $(VBAT\_RTC/2) - 0.4$	V	D3.20
Input leakage current	$V_{in} = 0$ or $V_{DD\_IO}/V_{DD\_MEM\_IO\_DDR/2}$ (depending on input type) <sup>5</sup>	$I_{IN}$	-2.5	2.5	$\mu A$	D3.21
Input leakage current	SYS_XTALI $V_{in} = 0$ or $V_{DD\_IO}$	$I_{IN}$	—	20	$\mu A$	D3.22

Table 6. DC Electrical Specifications (continued)

Characteristic	Condition	Symbol	Min	Max	Unit	SpecID
Input leakage current	RTC_XTALI $V_{in} = 0$ or $V_{DD\_IO}$	$I_{IN}$	—	1.0	$\mu A$	D3.23
Input current, pullup resistor <sup>6</sup>	Pullup $V_{DD\_IO}$ $V_{in} = V_{IL}$	$I_{INpu}$	25	150	$\mu A$	D3.24
Input current, pulldown resistor <sup>8</sup>	Pulldown $V_{DD\_IO}$ $V_{in} = V_{IH}$	$I_{INpd}$	25	150	$\mu A$	D3.25
Output high voltage	IOH is driver dependent <sup>7</sup> $V_{DD\_IO}$	$V_{OH}$	$0.8 \times V_{DD\_IO}$	—	V	D3.26
Output high voltage	IOH is driver dependent <sup>7</sup> $V_{DD\_MEM\_IO\_DDR}$	$V_{OHDDR}$	1.90	—	V	D3.27
Output high voltage	IOH is driver dependent <sup>7</sup> $V_{DD\_MEM\_IO\_DDR2}$	$V_{OHDDR2}$	1.396	—	V	D3.28
Output high voltage	IOH is driver dependent <sup>7</sup> $V_{DD\_MEM\_IO\_LPDDR}$	$V_{OHLDDR}$	$V_{DD\_MEM\_IO} - 0.28$	—	V	D3.28
Output low voltage	IOL is driver dependent <sup>7</sup> $V_{DD\_IO}$	$V_{OL}$	—	$0.2 \times V_{DD\_IO}$	V	D3.30
Output low voltage	IOL is driver dependent <sup>7</sup> $V_{DD\_MEM\_IO\_DDR}$	$V_{OLDDR}$	—	0.36	V	D3.31
Output low voltage	IOL is driver dependent <sup>7</sup> $V_{DD\_MEM\_IO\_DDR2}$	$V_{OLDDR2}$	—	0.28	V	D3.32
Output low voltage	IOL is driver dependent <sup>7</sup> $V_{DD\_MEM\_IO\_LPDDR}$	$V_{OLLDDR}$	—	0.28	V	D3.33
Differential cross point voltage (DDR MCK/MCK)	—	$V_{OXMCK}$	$0.5 \times V_{DD\_MEM\_IO} - 0.125$	$0.5 \times V_{DD\_MEM\_IO} + 0.125$	V	D3.34
DC Injection Current Per Pin <sup>8</sup>	—	$I_{CS}$	-1.0	1.0	mA	D3.35
Input Capacitance (digital pins)	—	$C_{in}$	—	7	pF	D3.36
Input Capacitance (analog pins)	—	$C_{in}$	—	10	pF	D3.37
On Die Termination (DDR2)	—	$R_{ODT}$	120	180	$\Omega$	D3.38

<sup>1</sup> This parameter is meant for those who do not use quartz crystals or resonators, but CAN osc, in crystal mode. In that case,  $V_{extal} - V_{xtal} - 400mV$  criteria has to be met for oscillator's comparator to produce output clock.

<sup>2</sup> This parameter is meant for those who do not use quartz crystals or resonators, but signal generator clock to drive, in bypass mode. In that case, drive only the EXTAL pin not connecting anything to other pin for the oscillator's comparator to produce output clock.

<sup>3</sup> This parameter is meant for those who do not use quartz crystals or resonators, but CAN osc, in crystal mode. In that case, drive one of the XTAL\_IN or XTAL\_OUT pins not connecting anything to other pin for the oscillator's comparator to produce output clock.

<sup>4</sup> This parameter is meant for those who do not use quartz crystals or resonators, but signal generator clock to drive, in bypass mode. In that case, drive only the xtal\_in pin not connecting anything to other pin for the oscillator's comparator to produce output clock.

<sup>5</sup> Leakage current is measured with output drivers disabled and pull-up/pull-downs inactive.

<sup>6</sup> Pullup current is measured at VIL and pulldown current is measured at VIH.

## Electrical and Thermal Characteristics

- <sup>7</sup> See Table 7 for the typical drive capability of a specific signal pin based on the type of output driver associated with that pin as listed in Table 3.
- <sup>8</sup> All injection current is transferred to  $V_{DD\_IO}/V_{DD\_MEM\_IO}$ . An external load is required to dissipate this current to maintain the power supply within the specified voltage range.  
Total injection current for all digital input-only and all digital input/output pins must not exceed 10 mA. Exceeding this limit can cause disruption of normal operation.

**Table 7. I/O Pads—Drive Current, Slew Rate**

Pad Type	Supply Voltage	Drive Select/Slew Rate Control	Rise time max (ns)	Fall time max (ns)	Current loh (mA)	Current lol (mA)	SpecID
General IO	$V_{DD\_IO} = 3.3V$	configuration 3 (11)	1.4	1.6	35	35	D3.41
		configuration 2 (10)	9.8	12			D3.42
		configuration 1 (01)	19	24			D3.43
		configuration 0 (00)	140	183			D3.44
DDR	$V_{DD\_MEM\_IO} = 2.5V$ (DDR)	configuration 3 (011)	2	2	16.2	16.2	D3.45
	$V_{DD\_MEM\_IO} = 1.8V$ (LPDDR)	configuration 0 (000)	1	1	4.6	4.6	D3.46
		configuration 1 (001)			8.1	8.1	D3.47
	$V_{DD\_MEM\_IO} = 1.8V$ (DDR2)	configuration 2 (010)	1	1	5.3	5.3	D3.48
		configuration 6 (110)			13.4	13.4	D3.49
PCI	$V_{DD\_IO} = 3.3V$	configuration 1 (1)	1.4	1.4	11	17	D3.50
		configuration 0 (0)	2	2			D3.51

Notes:

- General IO – Rise and Fall Times at Drive load 50pF.
- PCI – Rise and Fall Times at Drive load 10pF.
- DDR – for LPDDR/Mobile-DDR, slew rate is measured between 20% of  $V_{DD\_MEM\_IO}$  and 80% of  $V_{DD\_MEM\_IO}$ .
- DDR – for DDR, DDR2, rising signals, slew rate is measured between  $V_{DD\_MEM\_IO} \times 0.5$  and  $V_{IH\_AC}$ . For falling signals, slew rate is measured between  $V_{DD\_MEM\_IO} \times 0.5$  and  $V_{IL\_AC}$ .
- DDR – Rise and Fall Times terminated at the destination with 50 ohm to MVTT ( $0.5 \times V_{DD\_MEM\_IO}$ ), with 4 pF representing the DDR input capacitance.

### 3.1.4 Electrostatic Discharge

#### CAUTION

This device contains circuitry that protects against damage due to high-static voltage or electrical fields. However, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages. Operational reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (GND or VDD). Table 10 gives package thermal characteristics for this device.

**Table 8. ESD and Latch-Up Protection Characteristics**

Symbol	Rating	Min	Max	Unit	SpecID
V <sub>HBM</sub>	Human Body Model (HBM) – JEDEC JESD22-A114-B	2000	—	V	D4.1
V <sub>MM</sub>	Machine Model (MM) – JEDEC JESD22-A115	200	—	V	D4.2
V <sub>CDM</sub>	Charge Device Model (CDM) – JEDEC JESD22-C101	500	—	V	D4.3

### 3.1.5 Power Dissipation

Power dissipation of the MPC5121e/MPC5123 is caused by 4 different components: the dissipation of the internal or core digital logic (supplied by V<sub>DD\_CORE</sub>), the dissipation of the analog circuitry (supplied by SYS\_PLL\_AVDD and CORE\_PLL\_AVDD), the dissipation of the IO logic (supplied by V<sub>DD\_MEM\_IO</sub> and V<sub>DD\_IO</sub>) and the dissipation of the PHYs (supplied by own supplies). Table 9 details typical measured core and analog power dissipation figures for a range of operating modes. However, the dissipation due to the switching of the IO pins can not be given in general, but must be calculated for each application case using the following formula:

$$P_{IO} = P_{IOint} + \sum_M N \times C \times V_{DD\_IO}^2 \times f \quad \text{Eqn. 1}$$

where N is the number of output pins switching in a group M, C is the capacitance per pin, V<sub>DD\_IO</sub> is the IO voltage swing, f is the switching frequency and P<sub>IOint</sub> is the power consumed by the unloaded IO stage. The total power consumption of the device must not exceed the value that would cause the maximum junction temperature to be exceeded.

$$P_{total} = P_{core} + P_{analog} + P_{IO} + P_{PHYS} \quad \text{Eqn. 2}$$

**Table 9. Power Dissipation**

Core Power Supply (V <sub>DD_CORE</sub> )			SpecID
Mode	High-Performance e300 = 300 MHz, CSB = 200 MHz	Unit	
Operational <sup>1</sup>	800	mW	D5.1
Deep-Sleep <sup>1</sup>	1	mW	D5.2
Hibernation	20	uW	D5.3
PLL/OSC Power Supplies (SYS_PLL_AVDD, CORE_PLL_AVDD)			
Typical	25	mW	D5.4
Unloaded I/O Power Supplies (V <sub>DD_IO</sub> , V <sub>DD_MEM_IO</sub> )			

**Table 9. Power Dissipation (continued)**

Core Power Supply (V <sub>DD_CORE</sub> )			SpecID
Mode	High-Performance	Unit	
			e300 = 300 MHz, CSB = 200 MHz
Typical	300	mW	D5.5
PHY Power Supplies (USB_VDDA, SATA_VDDA)			
Typical	200	mW	D5.6

<sup>1</sup> Typical core power is measured at V<sub>DD\_CORE</sub> = 1.4 V, T<sub>j</sub> = 25 °C.

**NOTE**

The maximum power depends on the supply voltage, process corner, junction temperature, and the concrete application and clock configurations.

The worst case power consumption could reach a maximum of 2000 mW.

### 3.1.6 Thermal Characteristics

**Table 10. Thermal Resistance Data**

Rating	Board Layers	Symbol	TEPBGA	TEPBGA 2	Value	Unit	SpecID
Junction to Ambient Natural Convection <sup>1,2</sup>	Single layer board (1s)	R <sub>θJA</sub>	31	24	30	°C/W	D6.1
Junction to Ambient Natural Convection <sup>1,3</sup>	Four layer board (2s2p)	R <sub>θJMA</sub>	22	17	22	°C/W	D6.2
Junction to Ambient (@200 ft/min) <sup>1,3</sup>	Single layer board (1s)	R <sub>θJMA</sub>	25	19	24	°C/W	D6.3
Junction to Ambient (@200 ft/min) <sup>1,3</sup>	Four layer board (2s2p)	R <sub>θJMA</sub>	19	14	19	°C/W	D6.4
Junction to Board <sup>4</sup>	—	R <sub>θJB</sub>	14	9	14	°C/W	D6.5
Junction to Case <sup>5</sup>	—	R <sub>θJC</sub>	9	7	8	°C/W	D6.6
Junction to Package Top <sup>6</sup>	Natural Convection	Ψ <sub>JT</sub>	2	7	2	°C/W	D6.7

<sup>1</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.

<sup>3</sup> Per JEDEC JESD51-6 with the board horizontal.

<sup>4</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

<sup>5</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

<sup>6</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

### 3.1.6.1 Heat Dissipation

An estimation of the chip-junction temperature,  $T_J$ , can be obtained from the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad \text{Eqn. 3}$$

where:

- $T_A$  = ambient temperature for the package ( $^{\circ}\text{C}$ )
- $R_{\theta JA}$  = junction to ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )
- $P_D$  = power dissipation in package (W)

The junction to ambient thermal resistance is an industry standard value, which provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board, and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is correct depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

Historically, the thermal resistance has frequently been expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA} \quad \text{Eqn. 4}$$

where:

- $R_{\theta JA}$  = junction to ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )
- $R_{\theta JC}$  = junction to case thermal resistance ( $^{\circ}\text{C}/\text{W}$ )
- $R_{\theta CA}$  = case to ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  is device related and cannot be influenced by the user. You control the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, you can change the air flow around the device, add a heat sink, change the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for ceramic packages with heat sinks where some 90% of the heat flow is through the case to the heat sink to ambient. For most packages, a better model is required.

A more accurate thermal model can be constructed from the junction to board thermal resistance and the junction to case thermal resistance. The junction to case covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction to board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used for hand estimations or for a computational fluid dynamics (CFD) thermal model.

To determine the junction temperature of the device in the application after prototypes are available, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D) \quad \text{Eqn. 5}$$

where:

- $T_T$  = thermocouple temperature on top of package ( $^{\circ}\text{C}$ )
- $\Psi_{JT}$  = thermal characterization parameter ( $^{\circ}\text{C}/\text{W}$ )
- $P_D$  = power dissipation in package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned, so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over approximately one mm of wire extending