

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## **Freescale Semiconductor**

Data Sheet: Technical Data

Document Number: MPC5200BDS

Rev. 4, 02/2010



## MPC5200B Data Sheet

Key features are shown below.

- MPC603e series e300 core
  - Superscalar architecture
  - 760 MIPS at 400 MHz (-40 °C to +85 °C)
  - 16 KB Instruction cache, 16 KB Data cache
  - Double precision FPU
  - Instruction and Data MMU
  - Standard and Critical interrupt capability
- SDRAM / DDR Memory Interface
  - Up to 133 MHz operation
  - SDRAM and DDR SDRAM support
  - 256 MB addressing range per CS, two CS available
  - 32-bit data bus
  - Built-in initialization and refresh
- Flexible multi-function External Bus Interface
  - Supports interfacing to ROM/Flash/SRAM memories or other memory mapped devices
  - 8 programmable Chip Selects
  - Non-multiplexed data access using 8-/16-/32-bit databus with up to 26-bit address
  - Short or Long Burst capable
  - Multiplexed data access using 8-/16-/32-bit databus with up to 25-bit address
- Peripheral Component Interconnect (PCI) Controller
  - Version 2.2 PCI compatibility
  - PCI initiator and target operation
  - 32-bit PCI Address/Data bus
  - 33 and 66 MHz operation
  - PCI arbitration function
- · ATA Controller
  - Version 4 ATA compatible external interface—IDE Disk Drive connectivity
- BestComm DMA subsystem
  - Intelligent virtual DMA Controller
  - Dedicated DMA channels to control peripheral reception and transmission
  - Local memory (SRAM 16 KB)
- 6 Programmable Serial Controllers (PSC)
  - UART or RS232 interface
  - CODEC interface for Soft Modem, Master/Slave CODEC Mode, I<sup>2</sup>S and AC97



- Full duplex SPI mode
- IrDA mode from 2400 bps to 4 Mbps
- Fast Ethernet Controller (FEC)
  - Supports 100Mbps IEEE 802.3 MII, 10 Mbps IEEE 802.3 MII, 10 Mbps 7-wire interface
- Universal Serial Bus Controller (USB)
  - USB Revision 1.1 Host
  - Open Host Controller Interface (OHCI)
  - Integrated USB Hub, with two ports.
- Two Inter-Integrated Circuit Interfaces (I<sup>2</sup>C)
- Serial Peripheral Interface (SPI)
- Dual CAN 2.0 A/B Controller (MSCAN)
  - Implementation of version 2.0A/B CAN protocol
  - Standard and extended data frames
- J1850 Byte Data Link Controller (BDLC)
- J1850 Class B data communication network interface compatible and ISO compatible for low speed (<125 kbps) serial data communications in automotive applications.
- Supports 4X mode, 41.6 kbps
- In-frame response (IFR) types 0, 1, 2, and 3 supported
- Systems level features
  - Interrupt Controller supports four external interrupt request lines and 47 internal interrupt sources
  - GPIO/Timer functions
    - Up to 56 total GPIO pins that support a variety of interrupt/WakeUp capabilities.
    - Eight GPIO pins with timer capability supporting input capture, output compare, and pulse width modulation (PWM) functions
  - Real-time Clock with one-second resolution
  - Systems Protection (watch dog timer, bus monitor)
  - Individual control of functional block clock sources
  - Power management: Nap, Doze, Sleep, Deep Sleep modes
  - Support of WakeUp from low power modes by different sources (GPIO, RTC, CAN)
- · Test/Debug features
  - JTAG (IEEE 1149.1 test access port)
  - Common On-chip Processor (COP) debug port
- · On-board PLL and clock generation

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

© Freescale Semiconductor, Inc., 2008, 2010. All rights reserved.






# **Table of Contents**

Elec	trical and Thermal Characteristics4			1.3.14 I <sup>2</sup> C
1.1	DC Electrical Characteristics4			1.3.15 J1850
	1.1.1 Absolute Maximum Ratings4			1.3.16 PSC
	1.1.2 Recommended Operating Conditions			1.3.17 GPIOs and Timers
	1.1.3 DC Electrical Specifications5			1.3.18 IEEE 1149.1 (JTAG) AC Specifications 56
	1.1.4 Electrostatic Discharge	2	Pack	age Description
	1.1.5 Power Dissipation		2.1	Package Parameters
	1.1.6 Thermal Characteristics		2.2	Mechanical Dimensions
1.2	Oscillator and PLL Electrical Characteristics		2.3	Pinout Listings
	1.2.1 System Oscillator Electrical Characteristics11	3	Syste	em Design Information
	1.2.2 RTC Oscillator Electrical Characteristics11		3.1	Power Up/Down Sequencing 64
	1.2.3 System PLL Electrical Characteristics11			3.1.1 Power Up Sequence
	1.2.4 e300 Core PLL Electrical Characteristics 11			3.1.2 Power Down Sequence 65
1.3	AC Electrical Characteristics12		3.2	System and CPU Core AVDD Power Supply Filtering. 65
	1.3.1 AC Test Timing Conditions:		3.3	Pull-up/Pull-down Resistor Requirements 65
	1.3.2 AC Operating Frequency Data			3.3.1 Pull-down Resistor Requirements for TEST pins65
	1.3.3 Clock AC Specifications			3.3.2 Pull-up Requirements for the PCI Control Lines 66
	1.3.4 Resets			3.3.3 Pull-up/Pull-down Requirements for MEM_MDQS
	1.3.5 External Interrupts			Pins (SDRAM)
	1.3.6 SDRAM			3.3.4 .Pull-up/Pull-down Requirements for MEM_MDQS
	1.3.7 PCI21			Pins (DDR 16-bit Mode)
	1.3.8 Local Plus Bus23		3.4	JTAG 66
	1.3.9 ATA28			3.4.1 JTAG_TRST
	1.3.10 Ethernet38			3.4.2 e300 COP/BDM Interface 67
	1.3.11 USB40	4		ring Information
	1.3.12 SPI41	5	Docu	ment Revision History70
	1.3.13 MSCAN 45			



Figure 1 shows a simplified MPC5200B block diagram.





## 1 Electrical and Thermal Characteristics

## 1.1 DC Electrical Characteristics

## 1.1.1 Absolute Maximum Ratings

The tables in this section describe the MPC5200B DC Electrical characteristics. Table 1 gives the absolute maximum ratings.

Table 1. Absolute Maximum Ratings<sup>(1)</sup>

Characteristic	Sym	Min	Max	Unit	SpecID
Supply voltage — e300 core and peripheral logic	VDD_CORE	-0.3	1.8	٧	D1.1
Supply voltage — I/O buffers	VDD_IO, VDD_MEM_IO	-0.3	3.6	V	D1.2
Supply voltage — System APLL	SYS_PLL_AVDD	-0.3	2.1	٧	D1.3
Supply voltage — e300 APLL	CORE_PLL_AVDD	-0.3	2.1	٧	D1.4
Input voltage (VDD_IO)	Vin	-0.3	VDD_IO + 0.3	٧	D1.5
Input voltage (VDD_MEM_IO)	Vin	-0.3	VDD_MEM_IO + 0.3	V	D1.6
Input voltage overshoot	Vinos	_	1.0	٧	D1.7
Input voltage undershoot	Vinus	_	1.0	٧	D1.8
Storage temperature range	Tstg	-55	150	οС	D1.9

Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage.

## 1.1.2 Recommended Operating Conditions

Table 2 gives the recommended operating conditions.

**Table 2. Recommended Operating Conditions** 

Characteristic	Sym	Min <sup>(1)</sup>	Max <sup>(1)</sup>	Unit	SpecID
Supply voltage — e300 core and peripheral logic	VDD_CORE	1.42	1.58	٧	D2.1
Supply voltage — standard I/O buffers	VDD_IO	3.0	3.6	V	D2.2
Supply voltage — memory I/O buffers (SDR)	VDD_MEM_IO <sub>SDR</sub>	3.0	3.6	V	D2.3
Supply voltage — memory I/O buffers (DDR)	VDD_MEM_IO <sub>DDR</sub>	2.42	2.63	V	D2.4
Supply voltage — System APLL	SYS_PLL_AVDD	1.42	1.58	V	D2.5
Supply voltage — e300 APLL	CORE_PLL_AVDD	1.42	1.58	V	D2.6



**Table 2. Recommended Operating Conditions (continued)** 

Characteristic	Sym	Min <sup>(1)</sup>	Max <sup>(1)</sup>	Unit	SpecID
Input voltage — standard I/O buffers	Vin	0	VDD_IO	V	D2.7
Input voltage — memory I/O buffers (SDR)	Vin <sub>SDR</sub>	0	VDD_MEM_IO <sub>SDR</sub>	V	D2.8
Input voltage — memory I/O buffers (DDR)	Vin <sub>DDR</sub>	0	VDD_MEM_IO <sub>DDR</sub>	V	D2.9
Ambient operating temperature range <sup>(2)</sup>	T <sub>A</sub>	-40	+85	°C	D2.10
Die junction operating temperature range	Tj	-40	+115	°C	D2.12

<sup>&</sup>lt;sup>1</sup> These are recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

## 1.1.3 DC Electrical Specifications

Table 3 gives the DC Electrical characteristics for the MPC5200B at recommended operating conditions (see Table 2).

**Table 3. DC Electrical Specifications** 

Characteristic	Condition	Sym	Min	Max	Unit	SpecID
Input high voltage	Input type = TTL VDD_IO/VDD_MEM_IO <sub>SDR</sub>	V <sub>IH</sub>	2.0	_	V	D3.1
Input high voltage	Input type = TTL VDD_MEM_IO <sub>DDR</sub>	V <sub>IH</sub>	1.7	_	V	D3.2
Input high voltage	Input type = PCI VDD_IO	V <sub>IH</sub>	2.0	_	V	D3.3
Input high voltage	Input type = SCHMITT VDD_IO	V <sub>IH</sub>	2.0	_	V	D3.4
Input high voltage	SYS_XTAL_IN	CVIH	2.0	_	V	D3.5
Input high voltage	RTC_XTAL_IN	CVIH	2.0	_	V	D3.6
Input low voltage	Input type = TTL VDD_IO/VDD_MEM_IO <sub>SDR</sub>	V <sub>IL</sub>	_	0.8	V	D3.7
Input low voltage	Input type = TTL VDD_MEM_IO <sub>DDR</sub>	V <sub>IL</sub>		0.7	V	D3.8
Input low voltage	Input type = PCI VDD_IO	V <sub>IL</sub>	_	0.8	V	D3.9
Input low voltage	Input type = SCHMITT VDD_IO	V <sub>IL</sub>	_	0.8	V	D3.10
Input low voltage	SYS_XTAL_IN	CV <sub>IL</sub>	_	0.8	V	D3.11
Input low voltage	RTC_XTAL_IN	CV <sub>IL</sub>	_	0.8	V	D3.12
Input leakage current	Vin = 0 or VDD_IO/VDD_IO_MEM_SDR (depending on input type (1))	I <sub>IN</sub>	_	±2	μА	D3.13
Input leakage current	SYS_XTAL_IN Vin = 0 or VDD_IO	I <sub>IN</sub>	_	±10	μА	D3.14

<sup>&</sup>lt;sup>2</sup> Maximum e300 core operating frequency is 400 MHz.



**Table 3. DC Electrical Specifications (continued)** 

Characteristic	Condition	Sym	Min	Max	Unit	SpecID
Input leakage current	RTC_XTAL_IN Vin = 0 or VDD_IO	I <sub>IN</sub>	_	±10	μА	D3.15
Input current, pullup resistor	PULLUP VDD_IO Vin = 0	I <sub>INpu</sub>	40	109	μА	D3.16
Input current, pullup resistor — memory I/O buffers	PULLUP_MEM VDD_IO_MEM <sub>SDR</sub> Vin = 0	I <sub>INpu</sub>	41	111	μА	D3.17
Input current, pulldown resistor	PULLDOWN VDD_IO Vin = VDD_IO	I <sub>INpd</sub>	36	106	μА	D3.18
Output high voltage	IOH is driver dependent <sup>(2)</sup> VDD_IO, VDD_IO_MEM <sub>SDR</sub>	V <sub>OH</sub>	2.4	_	V	D3.19
Output high voltage	IOH is driver dependent <sup>(2)</sup> VDD_IO_MEM <sub>DDR</sub>	V <sub>OHDDR</sub>	1.7	_	V	D3.20
Output low voltage	IOL is driver dependent <sup>(2)</sup> VDD_IO, VDD_IO_MEM <sub>SDR</sub>	V <sub>OL</sub>	_	0.4	V	D3.21
Output low voltage	IOL is driver dependent <sup>(2)</sup> VDD_IO_MEM <sub>DDR</sub>	V <sub>OLDDR</sub>	_	0.4	V	D3.22
DC Injection Current Per Pin <sup>(3)</sup>		I <sub>CS</sub>	-1.0	1.0	mA	D3.23
Capacitance	Vin = 0 V, f = 1 MHz	C <sub>in</sub>	_	15	pF	D3.24

<sup>1</sup> Leakage current is measured with output drivers disabled and pull-up/pull-downs inactive.

Table 4. Drive Capability of MPC5200B Output Pins

Driver Type	Supply Voltage	I <sub>OH</sub>	I <sub>OL</sub>	Unit	SpecID
DRV4	VDD_IO = 3.3 V	4	4	mA	D3.25
DRV8	VDD_IO = 3.3 V	8	8	mA	D3.26
DRV8_OD	VDD_IO = 3.3 V	_	8	mA	D3.27
DRV16_MEM	VDD_IO_MEM = 3.3 V	16	16	mA	D3.28
DRV16_MEM	VDD_IO_MEM = 2.5 V	16	16	mA	D3.29
PCI	VDD_IO = 3.3 V	16	16	mA	D3.30

<sup>&</sup>lt;sup>2</sup> See Table 4 for the typical drive capability of a specific signal pin based on the type of output driver associated with that pin as listed in Table 52.

<sup>&</sup>lt;sup>3</sup> All injection current is transferred to VDD\_IO/VDD\_IO\_MEM. An external load is required to dissipate this current to maintain the power supply within the specified voltage range. Total injection current for all digital input-only and all digital input/output pins must not exceed 10 mA. Exceeding this limit can cause disruption of normal operation.



### 1.1.4 Electrostatic Discharge

#### **CAUTION**

This device contains circuitry that protects against damage due to high-static voltage or electrical fields. However, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages. Operational reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (GND or  $V_{CC}$ ). Table 7 gives package thermal characteristics for this device.

Sym	Rating	Min	Max	Unit	SpecID
V <sub>HBM</sub>	Human Body Model (HBM)—JEDEC JESD22-A114-B	2000	_	V	D4.1
V <sub>MM</sub>	Machine Model (MM)—JEDEC JESD22-A115	200	_	V	D4.2
V <sub>CDM</sub>	Charge Device Model (CDM)—JEDEC JESD22-C101	500	_	V	D4.3
I <sub>LAT</sub>	Latch-up Current at T <sub>A</sub> =85 °C positive negative	+100 -100	_	mA	D4.4
I <sub>LAT</sub>	Latch-up Current at T <sub>A</sub> =27 °C positive negative	+200 -200	_	mA	D4.5

### 1.1.5 Power Dissipation

Power dissipation of the MPC5200B is caused by 3 different components: the dissipation of the internal or core digital logic (supplied by VDD\_CORE), the dissipation of the analog circuitry (supplied by SYS\_PLL\_AVDD and CORE\_PLL\_AVDD) and the dissipation of the IO logic (supplied by VDD\_IO\_MEM and VDD\_IO). Table 6 details typical measured core and analog power dissipation figures for a range of operating modes. However, the dissipation due to the switching of the IO pins can not be given in general, but must be calculated by the user for each application case using the following formula:

$$P_{IO} = P_{IOint} + \sum_{M} N \times C \times VDD_{IO}^2 \times f$$
 Eqn. 1

where N is the number of output pins switching in a group M, C is the capacitance per pin, VDD\_IO is the IO voltage swing, f is the switching frequency and PIOint is the power consumed by the unloaded IO stage. The total power consumption of the MPC5200B processor must not exceed the value, which would cause the maximum junction temperature to be exceeded.

$$P_{total} = P_{core} + P_{analog} + P_{IO}$$
 Eqn. 2



**Table 6. Power Dissipation** 

Core Power Supply (VDD_CORE)							
	SYS_XTAL/XLB/PCI/IPB/CORE (MHz)				0		
Mode	33/66/33/33/264	33/132/66/132/396	Unit	Notes	SpecID		
	Тур	Тур					
Operational	727.5	1080	mW	(1),(2)	D5.1		
Doze	— 600		mW	(1),(3)	D5.2		
Nap	<b>—</b> 225		mW	(1),(4)	D5.3		
Sleep	_	225	mW	(1),(5)	D5.4		
Deep-Sleep	52.5	52.5	mW	(1),(6)	D5.5		
	PLL Power Supplies (SYS	PLL_AVDD, CORE_PLL_AVDD	)				
Mode	Т	ур	Unit	Notes			
Typical	:	2	mW	(7)	D5.6		
1	Unloaded I/O Power Supplies (VDD_IO, VDD_MEM_IO <sup>8</sup> )						
Mode	Mode Typ Unit						
Typical	33			(9)	D5.7		

<sup>&</sup>lt;sup>1</sup> Typical core power is measured at VDD\_CORE = 1.5 V, Tj = 25 °C

<sup>&</sup>lt;sup>2</sup> Operational power is measured while running an entirely cache-resident program with floating-point multiplication instructions in parallel with a continuous PCI transaction via BestComm.

Ooze power is measured with the e300 core in Doze mode, the system oscillator, System PLL and Core PLL are active, all other system modules are inactive

Nap power is measured with the e300 core in Nap mode, the system oscillator, System PLL and Core PLL are active, all other system modules are inactive

Sleep power is measured with the e300 core in Sleep mode, the system oscillator, System PLL and Core PLL are active, all other system modules are inactive

Deep-Sleep power is measured with the e300 core in Sleep mode, the system oscillator, System PLL, Core PLL and all other system modules are inactive

<sup>&</sup>lt;sup>7</sup> Typical PLL power is measured at SYS\_PLL\_AVDD = CORE\_PLL\_AVDD = 1.5 V, Tj = 25 °C

<sup>&</sup>lt;sup>8</sup> IO power figures given in the table represent the worst case scenario. For the VDD\_MEM\_IO rail connected to 2.5 V the IO power is expected to be lower and bounded by the worst case with VDD\_MEM\_IO connected to 3.3 V.

Unloaded typical I/O power is measured in Deep-Sleep mode at VDD\_IO = VDD\_MEM\_IO<sub>SDB</sub>= 3.3 V, Tj = 25 °C



### 1.1.6 Thermal Characteristics

**Table 7. Thermal Resistance Data** 

Rating	Board Layers	Sym	Value	Unit	Notes	SpecID
Junction to Ambient Natural Convection	Single layer board (1s)	$R_{\theta JA}$	30	°C/W	(1),(2)	D6.1
Junction to Ambient Natural Convection	Four layer board (2s2p)	$R_{\theta JMA}$	22	°C/W	(1),(3)	D6.2
Junction to Ambient (@200 ft/min)	Single layer board (1s)	$R_{\theta JMA}$	24	°C/W	(1),(3)	D6.3
Junction to Ambient (@200 ft/min)	Four layer board (2s2p)	$R_{\theta JMA}$	19	°C/W	(1),(3)	D6.4
Junction to Board	_	$R_{\theta JB}$	14	°C/W	(4)	D6.5
Junction to Case	_	$R_{\theta JC}$	8	°C/W	(5)	D6.6
Junction to Package Top	Natural Convection	$\Psi_{JT}$	2	°C/W	(6)	D6.7

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

### 1.1.6.1 Heat Dissipation

An estimation of the chip-junction temperature, T<sub>J</sub>, can be obtained from the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$
 Eqn. 3

where:

 $T_A$  = ambient temperature for the package ( ${}^{\circ}C$ )

 $R_{\theta IA}$  = junction to ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in package (W)

The junction to ambient thermal resistance is an industry standard value, which provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board, and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is correct depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

Historically, the thermal resistance has frequently been expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

<sup>&</sup>lt;sup>2</sup> Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.

<sup>&</sup>lt;sup>3</sup> Per JEDEC JESD51-6 with the board horizontal.

<sup>&</sup>lt;sup>4</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.



$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$
 Eqn. 4

where:

 $R_{\theta IA}$  = junction to ambient thermal resistance (°C/W)

 $R_{\theta IC}$  = junction to case thermal resistance (°C/W)

 $R_{\theta CA}$  = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for ceramic packages with heat sinks where some 90% of the heat flow is through the case to the heat sink to ambient. For most packages, a better model is required.

A more accurate thermal model can be constructed from the junction to board thermal resistance and the junction to case thermal resistance. The junction to case covers the situation where a heat sink is used or a substantial amount of heat is dissipated from the top of the package. The junction to board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used for hand estimations or for a computational fluid dynamics (CFD) thermal model.

To determine the junction temperature of the device in the application after prototypes are available, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$
 Eqn. 5

where:

 $T_T$  = thermocouple temperature on top of package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned, so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over approximately one mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

### 1.2 Oscillator and PLL Electrical Characteristics

The MPC5200B System requires a system-level clock input SYS\_XTAL. This clock input may be driven directly from an external oscillator or with a crystal using the internal oscillator.

There is a separate oscillator for the independent Real-Time Clock (RTC) system.

The MPC5200B clock generation uses two phase locked loop (PLL) blocks.

- The system PLL (SYS\_PLL) takes an external reference frequency and generates the internal system clock. The system clock frequency is determined by the external reference frequency and the settings of the SYS\_PLL configuration.
- The e300 core PLL (CORE\_PLL) generates a master clock for all of the CPU circuitry. The e300 core clock frequency is determined by the system clock frequency and the settings of the CORE\_PLL configuration.



### 1.2.1 System Oscillator Electrical Characteristics

**Table 8. System Oscillator Electrical Characteristics** 

Characteristic	Sym	Notes	Min	Typical	Max	Unit	SpecID
SYS_XTAL frequency	f <sub>sys_xtal</sub>		15.6	33.3	35.0	MHz	O1.1
Oscillator start-up time	t <sub>up_osc</sub>		_	_	10	ms	O1.2

### 1.2.2 RTC Oscillator Electrical Characteristics

**Table 9. RTC Oscillator Electrical Characteristics** 

Ī	Characteristic	Sym	Notes	Min	Typical	Max	Unit	SpecID
Ī	RTC_XTAL frequency	f <sub>rtc_xtal</sub>		_	32.768	_	kHz	O2.1

## 1.2.3 System PLL Electrical Characteristics

Table 10. System PLL Specifications

Characteristic	Sym	Notes	Min	Typical	Max	Unit	SpecID
SYS_XTAL frequency	f <sub>sys_xtal</sub>	(1)	15.6	33.3	35.0	MHz	O3.1
SYS_XTAL cycle time	t <sub>sys_xtal</sub>	(1)	66.6	30.0	28.5	ns	O3.2
SYS_XTAL clock input jitter	t <sub>jitter</sub>	(2)	_	_	150	ps	O3.3
System VCO frequency	f <sub>VCOsys</sub>	(1)	250	533	800	MHz	O3.4
System PLL relock time	t <sub>lock</sub>	(3)	_	_	100	μS	O3.5

The SYS\_XTAL frequency and PLL Configuration bits must be chosen such that the resulting system frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies.

### 1.2.4 e300 Core PLL Electrical Characteristics

The internal clocking of the e300 core is generated from and synchronized to the system clock by means of a voltage-controlled core PLL.

<sup>&</sup>lt;sup>2</sup> This represents total input jitter—short term and long term combined—and is guaranteed by design. Two different types of jitter can exist on the input to CORE\_SYSCLK, systemic and true random jitter. True random jitter is rejected. Systemic jitter is passed into and through the PLL to the internal clock circuitry.

Relock time is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for the PLL lock after a stable VDD and CORE\_SYSCLKare reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep modes.



Table 11. e300 PLL Specifications

Characteristic	Sym	Notes	Min	Typical	Max	Unit	SpecID
e300 frequency	f <sub>core</sub>	(1)	50	_	550	MHz	O4.1
e300 cycle time	t <sub>core</sub>	(1)	2.85	_	40.0	ns	O4.2
e300 VCO frequency	f <sub>VCOcore</sub>	(1)	400	_	1200	MHz	O4.3
e300 input clock frequency	f <sub>XLB_CLK</sub>	_	25	_	367	MHz	O4.4
e300 input clock cycle time	t <sub>XLB_CLK</sub>	_	2.73	_	50.0	ns	O4.5
e300 input clock jitter	t <sub>jitter</sub>	(2)	_	_	150	ps	O4.6
e300 PLL relock time	t <sub>lock</sub>	(3)	_	_	100	μS	O4.7

The XLB\_CLK frequency and e300 PLL Configuration bits must be chosen such that the resulting system frequencies, CPU (core) frequency, and e300 PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies in Table 12.

### 1.3 AC Electrical Characteristics

Hyperlinks to the indicated timing specification sections are provided below.

- AC Operating Frequency Data
- Clock AC Specifications
- Resets
- External Interrupts
- SDRAM
- PCI
- Local Plus Bus
- ATA
- Ethernet

- USB
- SPI
- MSCAN
- $I^2C$
- J1850
- PSC
- GPIOs and Timers
- IEEE 1149.1 (JTAG) AC Specifications

## 1.3.1 AC Test Timing Conditions:

Unless otherwise noted, all test conditions are as follows:

- $TA = -40 \text{ to } 85 \text{ }^{\circ}\text{C}$
- $T_i = -40 \text{ to } 115 \, {}^{\circ}\text{C}$
- VDD\_CORE = 1.42 to 1.58 V VDD\_IO = 3.0 to 3.6 V

<sup>&</sup>lt;sup>2</sup> This represents total input jitter—short term and long term combined—and is guaranteed by design. Two different types of jitter can exist on the input to CORE\_SYSCLK, systemic and true random jitter. True random jitter is rejected. Systemic jitter is passed into and through the PLL to the internal clock circuitry.

Relock time is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for the PLL lock after a stable VDD and CORE\_SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep modes.



• Input conditions:

All Inputs: tr,  $tf \le 1$  ns

Output Loading:
 All Outputs: 50 pF

## 1.3.2 AC Operating Frequency Data

Table 12 provides the operating frequency information for the MPC5200B.

**Table 12. Clock Frequencies** 

		Min	Max	Units	SpecID
1	e300 Processor Core	_	400	MHz	A1.1
2	SDRAM Clock	_	133	MHz	A1.2
3	XL Bus Clock	_	133	MHz	A1.3
4	IP Bus Clock	_	133	MHz	A1.4
5	PCI / Local Plus Bus Clock	_	66	MHz	A1.5
6	PLL Input Range	15.6	35	MHz	A1.6

## 1.3.3 Clock AC Specifications




Table 13. SYS\_XTAL\_IN Timing

Sym	Description	Min	Max	Units	SpecID
t <sub>CYCLE</sub>	SYS_XTAL_IN cycle time. <sup>(1)</sup>	28.6	64.1	ns	A2.1
t <sub>RISE</sub>	SYS_XTAL_IN rise time.	_	5.0	ns	A2.2
t <sub>FALL</sub>	SYS_XTAL_IN fall time.	_	5.0	ns	A2.3
t <sub>DUTY</sub>	SYS_XTAL_IN duty cycle (measured at V <sub>M</sub> ). <sup>(2)</sup>	40.0	60.0	%	A2.4
CVIH	SYS_XTAL_IN input voltage high	2.0	_	٧	A2.5
CV <sub>IL</sub>	SYS_XTAL_IN input voltage low	_	0.8	V	A2.6

<sup>&</sup>lt;sup>1</sup> CAUTION—The SYS\_XTAL\_IN frequency and system PLL\_CFG[0–6] settings must be chosen such that the resulting system frequencies do not exceed their respective maximum or minimum operating frequencies. See the MPC5200B User's Manual (MPC5200BUM).

 $<sup>^2\,</sup>$  SYS\_XTAL\_IN duty cycle is measured at  $\rm V_{\rm M}.$ 



### 1.3.4 Resets

The MPC5200B has three reset pins:

- PORRESET—Power on Reset
- HRESET—Hard Reset
- SRESET—Software Reset

These signals are asynchronous I/O signals and can be asserted at any time. The input side uses a Schmitt trigger and requires the same input characteristics as other MPC5200B inputs, as specified in the DC Electrical Specifications section. Table 14 specifies the pulse widths of the Reset inputs.

Table 14. Reset Pulse Width

Name	Description	Min Pulse Width	Max Pulse Width	Reference Clock	SpecID
PORRESET	Power On Reset	t <sub>VDD_stable</sub> + t <sub>up_osc</sub> + t <sub>lock</sub>	_	SYS_XTAL_IN	A3.1
HRESET	Hardware Reset	4 clock cycles	_	SYS_XTAL_IN	A3.2
SRESET	Software Reset	4 clock cycles	_	SYS_XTAL_IN	A3.3

For PORRESET the value of the minimum pulse width reflects the power on sequence. If PORRESET is asserted afterwards its minimum pulse width equals the minimum given for HRESET related to the same reference clock.

The t<sub>VDD</sub> stable describes the time which is needed to get all power supplies stable.

For t<sub>lock,</sub> refer to the Oscillator/PLL section of this specification for further details.

For t<sub>up\_osc</sub>, refer to the Oscillator/PLL section of this specification for further details.

Following the deassertion of PORRESET, HRESET and SRESET remain low for 4096 reference clock cycles.

The deassertion of  $\overline{\text{HRESET}}$  for at least the minimum pulse width forces the internal resets to be active for an additional 4096 clock cycles.

#### NOTE

As long as VDD is not stable the HRESET output is not stable.

Table 15. Reset Rise/Fall Timing

Description	Min	Max	Unit	SpecID
PORRESET fall time	_	1	ms	A3.4
PORRESET rise time	_	1	ms	A3.5
HRESET fall time	_	1	ms	A3.6
HRESET rise time	_	1	ms	A3.7
SRESET fall time	_	1	ms	A3.8
SRESET rise time	_	1	ms	A3.9

#### NOTE

Make sure that the  $\overline{PORRESET}$  does not carry any glitches. The MPC5200B has no filter to prevent them from getting into the chip.  $\overline{HRESET}$  and  $\overline{SRESET}$  must have a monotonous rise time. The assertion of  $\overline{HRESET}$  becomes active at Power on Reset without any SYS\_XTAL clock.

MPC5200B Data Sheet, Rev. 4



For additional information, see the MPC5200B User's Manual (MPC5200BUM).

### 1.3.4.1 Reset Configuration Word

During reset (HRESET and PORRESET) the Reset Configuration Word is latched in the related Reset Configuration Word Register with each rising edge of the SYS\_XTAL signal. If both resets (HRESET and PORRESET) are inactive (high), the contents of this register are locked immediately with the SYS\_XTAL clock (see Figure 3).




Figure 3. Reset Configuration Word Locking

#### **NOTE**

Beware of changing the values on the pins of the reset configuration word after the deassertion of PORRESET. This may cause problems because it may change the internal clock ratios and so extend the PLL locking process.


## 1.3.5 External Interrupts

The MPC5200B provides three different kinds of external interrupts:

- Four IRQ interrupts
- Eight GPIO interrupts with simple interrupt capability (not available in power-down mode)
- Eight WakeUp interrupts (special GPIO pins)

The propagation of these three kinds of interrupts to the core is shown in the following graphic:





- 1. Pls = Programmable Inputs
- 2. Grouper and Encoder functions imply programmability in software

Figure 4. External Interrupt Scheme

Due to synchronization, prioritization, and mapping of external interrupt sources, the propagation of external interrupts to the core processor is delayed by several IP\_CLK clock cycles. The following table specifies the interrupt latencies in IP\_CLK cycles. The IP\_CLK frequency is programmable in the Clock Distribution Module (see Table 16).

**Table 16. External Interrupt Latencies** 

Interrupt Type	Pin Name	Clock Cycles	Reference Clock	Core Interrupt	SpecID
Interrupt Requests	IRQ0	10	IP_CLK	critical (cint)	A4.1
	IRQ0	10	IP_CLK	normal (int)	A4.2
	IRQ1	10	IP_CLK	normal (int)	A4.3
	IRQ2	10	IP_CLK	normal (int)	A4.4
	IRQ3	10	IP_CLK	normal (int)	A4.5
Standard GPIO Interrupts	GPIO_PSC3_4	12	IP_CLK	normal (int)	A4.6
	GPIO_PSC3_5	12	IP_CLK	normal (int)	A4.7
	GPIO_PSC3_8	12	IP_CLK	normal (int)	A4.8
	GPIO_USB_9	12	IP_CLK	normal (int)	A4.9
	GPIO_ETHI_4	12	IP_CLK	normal (int)	A4.10
	GPIO_ETHI_5	12	IP_CLK	normal (int)	A4.11
	GPIO_ETHI_6	12	IP_CLK	normal (int)	A4.12
	GPIO_ETHI_7	12	IP_CLK	normal (int)	A4.13
GPIO WakeUp Interrupts	GPIO_PSC1_4	12	IP_CLK	normal (int)	A4.15
	GPIO_PSC2_4	12	IP_CLK	normal (int)	A4.16
	GPIO_PSC3_9	12	IP_CLK	normal (int)	A4.17
	GPIO_ETHI_8	12	IP_CLK	normal (int)	A4.18
	GPIO_IRDA_0	12	IP_CLK	normal (int)	A4.19
	DGP_IN0	12	IP_CLK	normal (int)	A4.20
	DGP_IN1	12	IP_CLK	normal (int)	A4.21

#### NOTES:

1) The frequency of IP\_CLK depends on register settings in Clock Distribution Module. See the MPC5200B User's Manual.



2) The interrupt latency descriptions in the table above are related to non competitive, non masked but enabled external interrupt sources. Take care of interrupt prioritization which may increase the latencies.

Because all external interrupt signals are synchronized into the internal processor bus clock domain, each of these signals has to exceed a minimum pulse width of more than one IP\_CLK cycle.

Table 17. Minimum Pulse Width for External Interrupts to be Recognized

Name	Min Pulse Width	Max Pulse Width	Reference Clock	SpecID
All external interrupts (IRQs, GPIOs)	> 1 clock cycle	_	IP_CLK	A4.22

#### NOTES:

- 1) The frequency of the IP\_CLK depends on the register settings in Clock Distribution Module. See the MPC5200B User's Manual (MPC5200BUM) for further information.
- 2) If the same interrupt occurs a second time while its interrupt service routine has not cleared the former one, the second interrupt is not recognized at all.

Besides synchronization, prioritization, and mapping the latency of an external interrupt to the start of its associated interrupt service routine also depends on the following conditions: To get a minimum interrupt service response time, it is recommended to enable the instruction cache and set up the maximum core clock, XL bus, and IP bus frequencies (depending on board design and programming). In addition, it is advisable to execute an interrupt handler, which has been implemented in assembly code.


### 1.3.6 SDRAM

### 1.3.6.1 Memory Interface Timing-Standard SDRAM Read Command

**Table 18. Standard SDRAM Memory Read Timing** 

Sym	Description	Min	Max	Units	SpecID
t <sub>mem_clk</sub>	MEM_CLK period	7.5	_	ns	A5.1
t <sub>valid</sub>	Control Signals, Address and MBA Valid after rising edge of MEM_CLK	_	t <sub>mem_clk</sub> × 0.5 + 0.4	ns	A5.2
t <sub>hold</sub>	Control Signals, Address and MBA Hold after rising edge of MEM_CLK	t <sub>mem_clk</sub> × 0.5	_	ns	A5.3
DM <sub>valid</sub>	DQM valid after rising edge of MEM_CLK	_	$t_{mem\_clk} \times 0.25 + 0.4$	ns	A5.4
DM <sub>hold</sub>	DQM hold after rising edge of MEM_CLK	$t_{mem\_clk} \times 0.25 - 0.7$	_	ns	A5.5
data <sub>setup</sub>	MDQ setup to rising edge of MEM_CLK	_	0.3	ns	A5.6
data <sub>hold</sub>	MDQ hold after rising edge of MEM_CLK	0.2	_	ns	A5.7





NOTE: Control Signals are composed of RAS, CAS, MEM\_WE, MEM\_CS, MEM\_CS1 and CLK\_EN

Figure 5. Timing Diagram—Standard SDRAM Memory Read Timing


### 1.3.6.2 Memory Interface Timing-Standard SDRAM Write Command

In Standard SDRAM, all signals are activated on the MEM\_CLK from the Memory Controller and captured on the MEM\_CLK clock at the memory device.

Sym Description Min Max **Units SpecID** MEM CLK period A5.8 7.5 ns t<sub>mem clk</sub> Control Signals, Address and MBA Valid  $t_{mem~clk} \times 0.5 + 0.4$ ns A5.9 tvalid after rising edge of MEM CLK Control Signals, Address and MBA Hold after A5.10  $t_{mem\_clk} \times 0.5$ t<sub>hold</sub> ns rising edge of MEM\_CLK  $\mathsf{DM}_{\mathsf{valid}}$  $t_{mem\_clk} \times 0.25 + 0.4$ DQM valid after rising edge of MEM\_CLK ns A5.11  $t_{mem\ clk} \times 0.25 - 0.7$ DQM hold after rising edge of Mem\_clk A5.12  $DM_{hold}$ ns  $t_{mem\_clk} \times 0.75 + 0.4$ MDQ valid after rising edge of MEM\_CLK datavalid ns A5.13  $t_{mem\_clk} \times 0.75 - 0.7$ MDQ hold after rising edge of MEM CLK A5.14 datahold ns

**Table 19. Standard SDRAM Write Timing** 





NOTE: Control Signals are composed of RAS, CAS, MEM\_WE, MEM\_CS, MEM\_CS1 and CLK\_EN Figure 6. Timing Diagram—Standard SDRAM Memory Write Timing


## 1.3.6.3 Memory Interface Timing-DDR SDRAM Read Command

The SDRAM Memory Controller uses a 1/4 period delayed MDQS strobe to capture the MDQ data. The 1/4 period delay value is calculated automatically by hardware.

Description Units **SpecID** Sym Min Max MEM CLK period 7.5 ns A5.15 t<sub>mem clk</sub>  $t_{mem\_clk} \times 0.5 + 0.4$ Control Signals, Address and MBA A5.16 t<sub>valid</sub> ns valid after rising edge of MEM CLK Control Signals, Address and MBA A5.17  $t_{mem~clk} \times 0.5$ ns t<sub>hold</sub> hold after rising edge of MEM\_CLK data<sub>setup</sub> Setup time relative to MDQS 0.4 A5.18 Hold time relative to MDQS 2.6 A5.19 ns datahold

**Table 20. DDR SDRAM Memory Read Timing** 





Sample position A: data are sampled on the expected edge of MEM\_CLK, the MDQS signal indicate the valid data Sample position B: data are sampled on a later edge of MEM\_CLK, SDRAM controller is waiting for the valid MDQS signal

NOTE: Control Signals signals are composed of RAS, CAS,  $\overline{\text{MEM\_WE}}$ ,  $\overline{\text{MEM\_CS}}$ ,  $\overline{\text{MEM\_CS1}}$  and CLK\_EN


Figure 7. Timing Diagram—DDR SDRAM Memory Read Timing



### 1.3.6.4 Memory Interface Timing-DDR SDRAM Write Command

**Table 21. DDR SDRAM Memory Write Timing** 

Sym	Description	Min	Max	Units	SpecID
t <sub>mem_clk</sub>	MEM_CLK period	7.5	_	ns	A5.20
t <sub>DQSS</sub>	Delay from write command to first rising edge of MDQS		t <sub>mem_clk</sub> + 0.4	ns	A5.21
data <sub>valid</sub>	MDQ valid before rising edge of MDQS	1.0	_	ns	A5.22
data <sub>hold</sub>	MDQ valid after rising edge of MDQS	1.0	_	ns	A5.23



NOTE: Control Signals signals are composed of RAS, CAS, MEM\_WE, MEM\_CS, MEM\_CS1, and CLK\_EN

Figure 8. DDR SDRAM Memory Write Timing

### 1.3.7 PCI

The PCI interface on the MPC5200B is designed to PCI Version 2.2 and supports 33 MHz and 66 MHz PCI operations. See the PCI Local Bus Specification; the component section specifies the electrical and timing parameters for PCI components with the intent that components connect directly together whether on the planar or an expansion board, without any external buffers or other "glue logic." Parameters apply at the package pins, not at expansion board edge connectors.

The MPC5200B is always the source of the PCI CLK. The clock waveform must be delivered to each 33 MHz or 66 MHz PCI component in the system. Figure 9 shows the clock waveform and required measurement points for 3.3 V signaling environments. Table 22 summarizes the clock specifications.






Table 22. PCI CLK Specifications

Sym	Description	66 MHz		33 MHz		Units	Notes	SpecID
Sylli	Description	Min	Max	Min	Max	Oilles	Notes	Эресів
t <sub>cyc</sub>	PCI CLK Cycle Time	15	30	30	_	ns	(1),(3)	A6.1
t <sub>high</sub>	PCI CLK High Time	6	_	11	_	ns	_	A6.2
t <sub>low</sub>	PCI CLK Low Time	6	_	11	_	ns	_	A6.3
_	PCI CLK Slew Rate	1.5	4	1	4	V/ns	(2)	A6.4
_	PCI Clock Jitter (peak to peak)	_	200	_	200	ps	_	_

#### NOTES:

- 1. In general, all 66 MHz PCI components must work with any clock frequency up to 66 MHz. CLK requirements vary depending upon whether the clock frequency is above 33 MHz.
- 2. Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met across the minimum peak-to-peak portion of the clock waveform as shown in Figure 9.
- 3. The minimum clock period must not be violated for any single clock cycle, i.e., accounting for all system jitter.

**Table 23. PCI Timing Parameters** 

Sym	Description	66 MHz		33 MHz		Units	Notes	SpecID
		Min	Max	Min	Max	Oille	140163	Орссів
t <sub>val</sub>	CLK to Signal Valid Delay — bused signals	2	6	2	11	ns	(1),(2),(3)	A6.5
t <sub>val</sub> (ptp)	CLK to Signal Valid Delay — point to point	2	6	2	12	ns	(1),(2),(3)	A6.6
t <sub>on</sub>	Float to Active Delay	2	_	2	_	ns	(1)	A6.7
t <sub>off</sub>	Active to Float Delay		14		28	ns	(1)	A6.8
t <sub>su</sub>	Input Setup Time to CLK — bused signals	3	_	7	_	ns	(3),(4)	A6.9
t <sub>su</sub> (ptp)	Input Setup Time to CLK — point to point	5	_	10,12	_	ns	(3),(4)	A6.10
t <sub>h</sub>	Input Hold Time from CLK	0	_	0	_	ns	(4)	A6.11

#### NOTES:

1. See the timing measurement conditions in the PCI Local Bus Specification. It is important that all driven signal transitions drive to their Voh or Vol level within one Tcyc.



- 2. Minimum times are measured at the package pin with the load circuit, and maximum times are measured with the load circuit as shown in the PCI Local Bus Specification.
- 3. REQ# and GNT# are point-to-point signals and have different input setup times than do bused signals. GNT# and REQ# have a setup of 5 ns at 66 MHz. All other signals are bused.
- 4. See the timing measurement conditions in the PCI Local Bus Specification.

For Measurement and Test Conditions, see the PCI Local Bus Specification.

### 1.3.8 Local Plus Bus

The Local Plus Bus is the external bus interface of the MPC5200B. A maximum of eight configurable chip selects (CS) are provided. There are two main modes of operation: non-MUXed (Legacy and Burst) and MUXED. The reference clock is the PCI CLK. The maximum bus frequency is 66 MHz.

Definition of Acronyms and Terms:

- WS = Wait State
- DC = Dead Cycle
- LB = Long Burst
- DS = Data Size in Bytes
- t<sub>PCIck</sub> = PCI clock period
- $t_{IPBIck} = IPBI clock period$




Figure 10. Timing Diagram—IPBI and PCI clock (example ratio: 4:1)

#### 1.3.8.1 Non-MUXed Mode

Table 24. Non-MUXed Mode Timing

Sym	Description	Min	Max	Units	Notes	SpecID
t <sub>CSA</sub>	PCI CLK to CS assertion	4.6	10.6	ns	_	A7.1
t <sub>CSN</sub>	PCI CLK to CS negation	2.9	7.0	ns	_	A7.2
t <sub>1</sub>	CS pulse width	$(2 + WS) \times t_{PClck}$	(2 + WS) × t <sub>PClck</sub>	ns	(1)	A7.3
t <sub>2</sub>	ADDR valid before CS assertion	t <sub>IPBIck</sub>	t <sub>PClck</sub>	ns	_	A7.4
t <sub>3</sub>	ADDR hold after CS negation	t <sub>IPBIck</sub>	_	ns	(2)	A7.5
t <sub>4</sub>	OE assertion before CS assertion	_	4.8	ns	_	A7.6
t <sub>5</sub>	OE negation before CS negation	_	2.7	ns	_	A7.7
t <sub>6</sub>	RW valid before CS assertion	t <sub>PClck</sub>	_	ns	_	A7.8
t <sub>7</sub>	RW hold after CS negation	t <sub>IPBIck</sub>	_	ns	_	A7.9
t <sub>8</sub>	DATA output valid before CS assertion	t <sub>IPBIck</sub>	_	ns	_	A7.10
t <sub>9</sub>	DATA output hold after CS negation	t <sub>IPBIck</sub>	_	ns	_	A7.11



### Table 24. Non-MUXed Mode Timing (continued)

Sym	Description	Min	Max	Units	Notes	SpecID
t <sub>10</sub>	DATA input setup before CS negation	8.5	_	ns	_	A7.12
t <sub>11</sub>	DATA input hold after CS negation	0	(DC + 1) × t <sub>PClck</sub>	ns	(6)	A7.13
t <sub>12</sub>	ACK assertion after CS assertion	t <sub>PClck</sub>	_	ns	(3)	A7.14
t <sub>13</sub>	ACK negation after CS negation	_	t <sub>PClck</sub>	ns	(3)	A7.15
t <sub>14</sub>	TS assertion before CS assertion	_	6.9	ns	(4)	A7.16
t <sub>15</sub>	TS pulse width	t <sub>PClck</sub>	t <sub>PClck</sub>	ns	(4)	A7.17
t <sub>16</sub>	TSIZ valid before CS assertion	t <sub>IPBIck</sub>	_	ns	(5)	A7.18
t <sub>17</sub>	TSIZ hold after CS negation	t <sub>IPBIck</sub>	_	ns	(5)	A7.19
t <sub>18</sub>	ACK change before PCI clock	_	2.0	ns	(1)	A7.20
t <sub>19</sub>	ACK change after PCI clock	_	4.4	ns	(1)	A7.21

#### NOTES:

- ACK can shorten the CS pulse width.
   Wait States (WS) can be programmed in the Chip Select X Register, Bit field WaitP and WaitX. It can be specified from 0–65535.
- 2. In Large Flash and MOST Graphics mode the shared PCI/ATA pins, used as address lines, are released at the same moment as the CS. This can cause the address to change before CS is deasserted.
- 3. ACK is input and can be used to shorten the CS pulse width.
- 4. Only available in Large Flash and MOST Graphics mode.
- 5. Only available in MOST Graphics mode.
- 6. Deadcycles are only used, if no arbitration to an other module (ATA or PCI) of the shared local bus happens. If arbitration happens the bus can be driven within 4 IPB clocks by an other modules.






Figure 11. Timing Diagram—Non-MUXed Mode

## 1.3.8.2 Burst Mode

**Table 25. Burst Mode Timing** 

Sym	Description	Min	Max	Units	Notes	SpecID
t <sub>CSA</sub>	PCI CLK to CS assertion	4.6	10.6	ns	_	A7.22
t <sub>CSN</sub>	PCI CLK to CS negation	2.9	7.0	ns	_	A7.23
t <sub>1</sub>	CS pulse width	$(1 + WS + 4^{LB} \times 2 \times (32/DS)) \times t_{PClck}$	$(1 + WS + 4^{LB} \times 2 \times (32/DS)) \times t_{PClck}$	ns	(1),(2)	A7.24
t <sub>2</sub>	ADDR valid before CS assertion	t <sub>IPBIck</sub>	t <sub>PClck</sub>	ns	_	A7.25
t <sub>3</sub>	ADDR hold after CS negation	-0.7	_	ns	_	A7.26
t <sub>4</sub>	OE assertion before CS assertion	_	4.8	ns	_	A7.27
t <sub>5</sub>	OE negation before CS negation	_	2.7	ns	_	A7.28
t <sub>6</sub>	RW valid before CS assertion	t <sub>PClck</sub>	_	ns	_	A7.29
t <sub>7</sub>	RW hold after CS negation	t <sub>PClck</sub>	_	ns	_	A7.30
t <sub>8</sub>	DATA setup before rising edge of PCI clock	3.6	_	ns	_	A7.31