imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Freescale Semiconductor Technical Data

Document Number: MPC850EC Rev. 2, 07/2005

MPC850 PowerQUICC[™] Integrated Communications Processor Hardware Specifications

This document contains detailed information on power considerations, AC/DC electrical characteristics, and AC timing specifications for revision A,B, and C of the MPC850 Family.

1 Overview

The MPC850 is a versatile, one-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications, excelling particularly in communications and networking products. The MPC850, which includes support for Ethernet, is specifically designed for cost-sensitive, remote-access, and telecommunications applications. It is provides functions similar to the MPC860, with system enhancements such as universal serial bus (USB) support and a larger (8-Kbyte) dual-port RAM.

In addition to a high-performance embedded MPC8xx core, the MPC850 integrates system functions, such as a versatile memory controller and a communications processor module (CPM) that incorporates a specialized, independent RISC communications processor (referred to as the CP). This separate processor off-loads peripheral tasks from the embedded MPC8xx core.

Contents

| 1. | Overview 1 |
|----|---|
| 2. | Features |
| 3. | Electrical and Thermal Characteristics 7 |
| 4. | Thermal Characteristics 8 |
| 5. | Power Considerations |
| 6. | Bus Signal Timing 10 |
| 7. | IEEE 1149.1 Electrical Specifications 39 |
| 8. | CPM Electrical Characteristics 41 |
| 9. | Mechanical Data and Ordering Information 63 |
| 0. | Document Revision History 68 |

1



© Freescale Semiconductor, Inc., 2005. All rights reserved.



Overview

The CPM of the MPC850 supports up to seven serial channels, as follows:

- One or two serial communications controllers (SCCs). The SCCs support Ethernet, ATM (MPC850SR and MPC850DSL), HDLC and a number of other protocols, along with a transparent mode of operation.
- One USB channel
- Two serial management controllers (SMCs)
- One I²C port
- One serial peripheral interface (SPI).

Table 1 shows the functionality supported by the members of the MPC850 family.

| Part | Number of SCCs Supported | Ethernet Support | ATM Support | USB Support | Multi-channel HDLC Support | Number of PCMCIA Slots Supported |
|-----------|--------------------------------|---------------------|-------------|-------------|----------------------------------|--|
| MPC850 | 1 | Yes | - | Yes | - | 1 |
| MPC850DE | 2 | Yes | - | Yes | - | 1 |
| MPC850SR | 2 | Yes | Yes | Yes | Yes | 1 |
| MPC850DSL | 2 | Yes | Yes | Yes | No | 1 |

Table 1. MPC850 Functionality Matrix

Additional documentation may be provided for parts listed in Table 1.



NP

2 Features

Figure 1 is a block diagram of the MPC850, showing its major components and the relationships among those components:




Figure 1. MPC850 Microprocessor Block Diagram

The following list summarizes the main features of the MPC850:

- Embedded single-issue, 32-bit MPC8xx core (implementing the PowerPC architecture) with thirty-two 32-bit general-purpose registers (GPRs)
 - Performs branch folding and branch prediction with conditional prefetch, but without conditional execution



Features

- 2-Kbyte instruction cache and 1-Kbyte data cache (Harvard architecture)
 - Caches are two-way, set-associative
 - Physically addressed
 - Cache blocks can be updated with a 4-word line burst
 - Least-recently used (LRU) replacement algorithm
 - Lockable one-line granularity
- Memory management units (MMUs) with 8-entry translation lookaside buffers (TLBs) and fully-associative instruction and data TLBs
- MMUs support multiple page sizes of 4 Kbytes, 16 Kbytes, 256 Kbytes, 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and eight protection groups
- Advanced on-chip emulation debug mode
- Data bus dynamic bus sizing for 8, 16, and 32-bit buses
 - Supports traditional 68000 big-endian, traditional x86 little-endian and modified little-endian memory systems
 - Twenty-six external address lines
- Completely static design (0–80 MHz operation)
- System integration unit (SIU)
 - Hardware bus monitor
 - Spurious interrupt monitor
 - Software watchdog
 - Periodic interrupt timer
 - Low-power stop mode
 - Clock synthesizer
 - Decrementer, time base, and real-time clock (RTC) from the PowerPC architecture
 - Reset controller
 - IEEE 1149.1 test access port (JTAG)
- Memory controller (eight banks)
 - Glueless interface to DRAM single in-line memory modules (SIMMs), synchronous DRAM (SDRAM), static random-access memory (SRAM), electrically programmable read-only memory (EPROM), flash EPROM, etc.
 - Memory controller programmable to support most size and speed memory interfaces
 - Boot chip-select available at reset (options for 8, 16, or 32-bit memory)
 - Variable block sizes, 32 Kbytes to 256 Mbytes
 - Selectable write protection
 - On-chip bus arbiter supports one external bus master
 - Special features for burst mode support
- General-purpose timers
 - Four 16-bit timers or two 32-bit timers





- Gate mode can enable/disable counting
- Interrupt can be masked on reference match and event capture
- Interrupts
 - Eight external interrupt request (IRQ) lines
 - Twelve port pins with interrupt capability
 - Fifteen internal interrupt sources
 - Programmable priority among SCCs and USB
 - Programmable highest-priority request
- Single socket PCMCIA-ATA interface
 - Master (socket) interface, release 2.1 compliant
 - Single PCMCIA socket
 - Supports eight memory or I/O windows
- Communications processor module (CPM)
 - 32-bit, Harvard architecture, scalar RISC communications processor (CP)
 - Protocol-specific command sets (for example, GRACEFUL STOP TRANSMIT stops transmission after the current frame is finished or immediately if no frame is being sent and CLOSE RXBD closes the receive buffer descriptor)
 - Supports continuous mode transmission and reception on all serial channels
 - Up to 8 Kbytes of dual-port RAM
 - Twenty serial DMA (SDMA) channels for the serial controllers, including eight for the four USB endpoints
 - Three parallel I/O registers with open-drain capability
- Four independent baud-rate generators (BRGs)
 - Can be connected to any SCC, SMC, or USB
 - Allow changes during operation
 - Autobaud support option
- Two SCCs (serial communications controllers)
 - Ethernet/IEEE 802.3, supporting full 10-Mbps operation
 - HDLC/SDLC[™] (all channels supported at 2 Mbps)
 - HDLC bus (implements an HDLC-based local area network (LAN))
 - Asynchronous HDLC to support PPP (point-to-point protocol)
 - AppleTalk[®]
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Serial infrared (IrDA)
 - Totally transparent (bit streams)
 - Totally transparent (frame based with optional cyclic redundancy check (CRC))



Features

- QUICC multichannel controller (QMC) microcode features
 - Up to 64 independent communication channels on a single SCC
 - Arbitrary mapping of 0–31 channels to any of 0–31 TDM time slots
 - Supports either transparent or HDLC protocols for each channel
 - Independent TxBDs/Rx and event/interrupt reporting for each channel
- One universal serial bus controller (USB)
 - Supports host controller and slave modes at 1.5 Mbps and 12 Mbps
- Two serial management controllers (SMCs)
 - UART
 - Transparent
 - General circuit interface (GCI) controller
 - Can be connected to the time-division-multiplexed (TDM) channel
- One serial peripheral interface (SPI)
 - Supports master and slave modes
 - Supports multimaster operation on the same bus
- One $I^2C^{(R)}$ (interprocessor-integrated circuit) port
 - Supports master and slave modes
 - Supports multimaster environment
- Time slot assigner
 - Allows SCCs and SMCs to run in multiplexed operation
 - Supports T1, CEPT, PCM highway, ISDN basic rate, ISDN primary rate, user-defined
 - 1- or 8-bit resolution
 - Allows independent transmit and receive routing, frame syncs, clocking
 - Allows dynamic changes
 - Can be internally connected to four serial channels (two SCCs and two SMCs)
- Low-power support
 - Full high: all units fully powered at high clock frequency
 - Full low: all units fully powered at low clock frequency
 - Doze: core functional units disabled except time base, decrementer, PLL, memory controller, real-time clock, and CPM in low-power standby
 - Sleep: all units disabled except real-time clock and periodic interrupt timer. PLL is active for fast wake-up
 - Deep sleep: all units disabled including PLL, except the real-time clock and periodic interrupt timer
 - Low-power stop: to provide lower power dissipation





- Separate power supply input to operate internal logic at 2.2 V when operating at or below 25 MHz
- Can be dynamically shifted between high frequency (3.3 V internal) and low frequency (2.2 V internal) operation
- Debug interface

(GND = 0V)

- Eight comparators: four operate on instruction address, two operate on data address, and two operate on data
- The MPC850 can compare using the =, \neq , \leq , and > conditions to generate watchpoints
- Each watchpoint can generate a breakpoint internally
- 3.3-V operation with 5-V TTL compatibility on all general purpose I/O pins.

3 Electrical and Thermal Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC850. Table 2 provides the maximum ratings.

| Rating | Symbol | Value | Unit |
|-----------------------------------|------------------|--|------|
| Supply voltage | VDDH | -0.3 to 4.0 | V |
| | VDDL | -0.3 to 4.0 | V |
| | KAPWR | -0.3 to 4.0 | V |
| | VDDSYN | -0.3 to 4.0 | V |
| Input voltage ¹ | V _{in} | GND-0.3 to VDDH + 2.5 V | V |
| Junction temperature ² | Тј | 0 to 95 (standard) -40 to 95 (extended) | °C |
| Storage temperature range | T _{stg} | -55 to +150 | °C |

Table 2. Maximum Ratings

¹ Functional operating conditions are provided with the DC electrical specifications in Table 5. Absolute maximum ratings are stress ratings only; functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device. CAUTION: All inputs that tolerate 5 V cannot be more than 2.5 V greater than the supply voltage. This restriction

applies to power-up and normal operation (that is, if the MPC850 is unpowered, voltage greater than 2.5 V must not be applied to its inputs).

² The MPC850, a high-frequency device in a BGA package, does not provide a guaranteed maximum ambient temperature. Only maximum junction temperature is guaranteed. It is the responsibility of the user to consider power dissipation and thermal management. Junction temperature ratings are the same regardless of frequency rating of the device.

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{CC}). Table 3 provides the package thermal characteristics for the MPC850.



Thermal Characteristics

4 Thermal Characteristics

Table 3 shows the thermal characteristics for the MPC850.

Table 3. Thermal Characteristics

| Characteristic | Symbol | Value | Unit |
|---|-----------------|-----------------|------|
| Thermal resistance for BGA ¹ | θ _{JA} | 40 ² | °C/W |
| | θ _{JA} | 31 ³ | °C/W |
| | θ _{JA} | 24 ⁴ | °C/W |
| Thermal Resistance for BGA (junction-to-case) | θ _{JC} | 8 | °C/W |

¹ For more information on the design of thermal vias on multilayer boards and BGA layout considerations in general, refer to AN-1231/D, Plastic Ball Grid Array Application Note available from your local Freescale sales office.

² Assumes natural convection and a single layer board (no thermal vias).

³ Assumes natural convection, a multilayer board with thermal vias⁴, 1 watt MPC850 dissipation, and a board temperature rise of 20°C above ambient.

⁴ Assumes natural convection, a multilayer board with thermal vias⁴, 1 watt MPC850 dissipation, and a board temperature rise of 13°C above ambient.

 $\begin{aligned} T_J &= T_A + (P_D \bullet \theta_{JA}) \\ P_D &= (V_{DD} \bullet I_{DD}) + P_{I/O} \\ \text{where:} \end{aligned}$

 $P_{I/O}$ is the power dissipation on pins

Table 4 provides power dissipation information.

Table 4. Power Dissipation (P_D)

| Characteristic | Frequency (MHz) | Typical ¹ | Maximum ² | Unit |
|-----------------------------|-----------------|----------------------|----------------------|------|
| Power Dissipation | 33 | TBD | 515 | mW |
| All Revisions (1:1) Mode | 40 | TBD | 590 | mW |
| | 50 | TBD | 725 | mW |

¹ Typical power dissipation is measured at 3.3V

² Maximum power dissipation is measured at 3.65 V

Table 5 provides the DC electrical characteristics for the MPC850.

Table 5. DC Electrical Specifications

| Characteristic | Symbol | Min | Max | Unit |
|---|------------------------------|-------|-------|------|
| Operating voltage at 40 MHz or less | VDDH, VDDL, KAPWR, VDDSYN | 3.0 | 3.6 | V |
| Operating voltage at 40 MHz or higher | VDDH, VDDL, KAPWR, VDDSYN | 3.135 | 3.465 | V |
| Input high voltage (address bus, data bus, EXTAL, EXTCLK, and all bus control/status signals) | VIH | 2.0 | 3.6 | V |
| Input high voltage (all general purpose I/O and peripheral pins) | VIH | 2.0 | 5.5 | V |



| Characteristic | Symbol | Min | Max | Unit |
|--|-----------------|-----------|---------|------|
| Input low voltage | VIL | GND | 0.8 | V |
| EXTAL, EXTCLK input high voltage | VIHC | 0.7*(VCC) | VCC+0.3 | V |
| Input leakage current, Vin = 5.5 V (Except TMS, $\overline{\text{TRST}}$, DSCK and DSDI pins) | l _{in} | — | 100 | μA |
| Input leakage current, Vin = $3.6V$ (Except TMS, TRST, DSCK and DSDI pins) | l _{in} | — | 10 | μA |
| Input leakage current, Vin = 0V (Except TMS, $\overline{\text{TRST}}$, DSCK and DSDI pins) | l _{in} | — | 10 | μA |
| Input capacitance | C _{in} | — | 20 | pF |
| Output high voltage, IOH = -2.0 mA, VDDH = 3.0V except XTAL, XFC, and open-drain pins | VOH | 2.4 | _ | V |
| Output low voltage CLKOUT ³ IOL = 3.2 mA^{1} IOL = 5.3 mA^{2} IOL = $7.0 \text{ mA} \text{ PA}[14]/\overline{\text{USBOE}}, \text{ PA}[12]/\text{TXD2}$ IOL = $8.9 \text{ mA} \overline{\text{TS}}, \overline{\text{TA}}, \overline{\text{TEA}}, \overline{\text{BI}}, \overline{\text{BB}}, \overline{\text{HRESET}}, \overline{\text{SRESET}}$ | VOL | _ | 0.5 | V |

Table 5. DC Electrical Specifications (continued)

 A[6:31], TSIZO/REG, TSIZ1, D[0:31], DP[0:3]/IRQ[3:6], RD/WR, BURST, RSV/IRQ2, IP_B[0:1]/IWP[0:1]/VFLS[0:1], IP_B2/IOIS16_B/AT2, IP_B3/IWP2/VF2, IP_B4/LWP0/VF0, IP_B5/LWP1/VF1, IP_B6/DSDI/AT0, IP_B7/PTR/AT3, PA[15]/USBRXD, PA[13]/RXD2, PA[9]/L1TXDA/SMRXD2, PA[8]/L1RXDA/SMTXD2, PA[7]/CLK1/TIN1/L1RCLKA/BRGO1, PA[6]/CLK2/TOUT1/TIN3, PA[5]/CLK3/TIN2/L1TCLKA/BRGO2, PA[4]/CLK4/TOUT2/TIN4, PB[31]/SPISEL, PB[30]/SPICLK/TXD3, PB[29]/SPIMOSI /RXD3, PB[28]/SPIMISO/BRGO3, PB[27]/I2CSDA/BRGO1, PB[26]/I2CSCL/BRGO2, PB[25]/SMTXD1/TXD3, PB[24]/SMRXD1/RXD3, PB[23]/SMSYN1/SDACK1, PB[22]/SMSYN2/SDACK2, PB[19]/L1ST1, PB[18]/RTS2/L1ST2, PB[17]/L1ST3, PB[16]/L1RQa/L1ST4, PC[15]/DREQ0/L1ST5, PC[14]/DREQ1/RTS2/L1ST6, PC[13]/L1ST7/RTS3, PC[12]/L1RQa/L1ST8, PC[11]/USBRXP, PC[10]/TGATE1/USBRXN, PC[9]/CTS2, PC[8]/CD2/TGATE1, PC[7]/USBTXP, PC[6]/USBTXN, PC[5]/CTS3/L1TSYNCA/SDACK1, PC[4]/CD3/L1RSYNCA, PD[15], PD[14], PD[13], PD[12], PD[11], PD[10], PD[9], PD[8], PD[7], PD[6], PD[5], PD[4], PD[3]

- ² BDIP/GPL_B5, BR, BG, FRZ/IRQ6, CS[0:5], CS6/CE1_B, CS7/CE2_B, WE0/BS_AB0/IORD, WE1/BS_AB1/IOWR, WE2/BS_AB2/PCOE, WE3/BS_AB3/PCWE, GPL_A0/GPL_B0, OE/GPL_A1/GPL_B1, GPL_A[2:3]/GPL_B[2:3]/CS[2:3], UPWAITA/GPL_A4/AS, UPWAITB/GPL_B4, GPL_A5, ALE_B/DSCK/AT1, OP2/MODCK1/STS, OP3/MODCK2/DSDO
- 3 The MPC850 IBIS model must be used to accurately model the behavior of the Clkout output driver for the full and half drive setting. Due to the nature of the Clkout output buffer, IOH and IOL for Clkout should be extracted from the IBIS model at any output voltage level.

5 **Power Considerations**

The average chip-junction temperature, T_J, in °C can be obtained from the equation:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{JA})(1)$$

where

 T_{A} = Ambient temperature, °C



 θ_{IA} = Package thermal resistance, junction to ambient, °C/W

 $P_D = P_{INT} + P_{I/O}$ $P_{INT} = I_{DD} \times V_{DD}$, watts—chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins—user determined

For most applications $P_{I/O} < 0.3 \bullet P_{INT}$ and can be neglected. If $P_{I/O}$ is neglected, an approximate relationship between P_D and T_I is:

 $P_{\rm D} = K \div (T_{\rm I} + 273^{\circ} C)(2)$

Solving equations (1) and (2) for K gives:

 $\mathbf{K} = \mathbf{P}_{\mathrm{D}} \bullet (\mathbf{T}_{\mathrm{A}} + 273^{\circ}\mathrm{C}) + \boldsymbol{\theta}_{\mathrm{JA}} \bullet \mathbf{P}_{\mathrm{D}}^{-2}(3)$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

5.1 Layout Practices

Each V_{CC} pin on the MPC850 should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The V_{CC} power supply should be bypassed to ground using at least four 0.1 µF by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip V_{CC} and GND should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as V_{CC} and GND planes.

All output pins on the MPC850 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data busses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{CC} and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

6 Bus Signal Timing

Table 6 provides the bus operation timing for the MPC850 at 50 MHz, 66 MHz, and 80 MHz. Timing information for other bus speeds can be interpolated by equation using the MPC850 Electrical Specifications Spreadsheet found at http://www.mot.com/netcomm.

The maximum bus speed supported by the MPC850 is 50 MHz. Higher-speed parts must be operated in half-speed bus mode (for example, an MPC850 used at 66 MHz must be configured for a 33 MHz bus).

The timing for the MPC850 bus shown assumes a 50-pF load. This timing can be derated by 1 ns per 10 pF. Derating calculations can also be performed using the MPC850 Electrical Specifications Spreadsheet.



| - | 100 | | |
|---|-----|---|---|
| | | 1 | |
| | | | _ |

| Table 6. | Bus | Operation | Timing | 1 |
|----------|-----|-----------|--------|---|
|----------|-----|-----------|--------|---|

| N | Characteristic | 50 MHz | | 66 MHz | | 80 MHz | | FFAOT | Cap Load | Unit |
|-----|--|--------|-------|--------|-------|--------|-------|-------|--------------------|------|
| Num | | Min | Max | Min | Max | Min | Max | FFACT | (default 50 pF) | Unit |
| B1 | CLKOUT period | 20 | | 30.30 | _ | 25 | _ | _ | | ns |
| B1a | EXTCLK to CLKOUT phase skew (EXTCLK > 15 MHz and MF <= 2) | -0.90 | 0.90 | -0.90 | 0.90 | -0.90 | 0.90 | _ | 50.00 | ns |
| B1b | EXTCLK to CLKOUT phase skew (EXTCLK > 10 MHz and MF < 10) | -2.30 | 2.30 | -2.30 | 2.30 | -2.30 | 2.30 | — | 50.00 | ns |
| B1c | CLKOUT phase jitter (EXTCLK > 15 MHz and MF <= 2) 2 | -0.60 | 0.60 | -0.60 | 0.60 | -0.60 | 0.60 | — | 50.00 | ns |
| B1d | CLKOUT phase jitter ² | -2.00 | 2.00 | -2.00 | 2.00 | -2.00 | 2.00 | — | 50.00 | ns |
| B1e | CLKOUT frequency jitter (MF < $10)^2$ | — | 0.50 | — | 0.50 | — | 0.50 | — | 50.00 | % |
| B1f | CLKOUT frequency jitter (10 < MF < 500) ² | — | 2.00 | — | 2.00 | — | 2.00 | — | 50.00 | % |
| B1g | CLKOUT frequency jitter (MF > 500) ² | _ | 3.00 | — | 3.00 | _ | 3.00 | _ | 50.00 | % |
| B1h | Frequency jitter on EXTCLK ³ | _ | 0.50 | — | 0.50 | — | 0.50 | — | 50.00 | % |
| B2 | CLKOUT pulse width low | 8.00 | | 12.12 | _ | 10.00 | _ | — | 50.00 | ns |
| B3 | CLKOUT width high | 8.00 | | 12.12 | _ | 10.00 | _ | — | 50.00 | ns |
| B4 | CLKOUT rise time | — | 4.00 | _ | 4.00 | — | 4.00 | — | 50.00 | ns |
| B5 | CLKOUT fall time | — | 4.00 | — | 4.00 | — | 4.00 | — | 50.00 | ns |
| B7 | CLKOUT to A[6–31], RD/WR, BURST, D[0–31], DP[0–3] invalid | 5.00 | — | 7.58 | _ | 6.25 | — | 0.250 | 50.00 | ns |
| B7a | CLKOUT to TSIZ[0–1], REG, RSV, AT[0–3], BDIP, PTR invalid | 5.00 | | 7.58 | | 6.25 | | 0.250 | 50.00 | ns |
| B7b | CLKOUT to BR, BG, FRZ, VFLS[0–1], VF[0–2] IWP[0–2], LWP[0–1], STS invalid ⁴ | 5.00 | | 7.58 | | 6.25 | _ | 0.250 | 50.00 | ns |
| B8 | CLKOUT to A[6–31], RD/WR, BURST, D[0–31], DP[0–3] valid | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B8a | CLKOUT to TSIZ[0-1], REG, RSV, AT[0-3] BDIP, PTR valid | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B8b | CLKOUT to BR, BG, VFLS[0–1], VF[0–2], IWP[0–2], FRZ, LWP[0–1], STS valid ⁴ | 5.00 | 11.74 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |



| | | 50 I | MHz | 66 | MHz | 80 | MHz | | Cap Load | |
|------|--|-------|-------|-------|-------|-------|-------|-------|--------------------|------|
| Num | Characteristic | Min | Max | Min | Max | Min | Max | FFACT | (default 50 pF) | Unit |
| B9 | CLKOUT to A[6–31] RD/WR, BURST, D[0–31], DP[0–3], TSIZ[0–1], REG, RSV, AT[0–3], PTR high-Z | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B11 | CLKOUT to \overline{TS} , \overline{BB} assertion | 5.00 | 11.00 | 7.58 | 13.58 | 6.25 | 12.25 | 0.250 | 50.00 | ns |
| B11a | CLKOUT to \overline{TA} , \overline{BI} assertion, (When driven by the memory controller or PCMCIA interface) | 2.50 | 9.25 | 2.50 | 9.25 | 2.50 | 9.25 | — | 50.00 | ns |
| B12 | CLKOUT to \overline{TS} , \overline{BB} negation | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B12a | CLKOUT to \overline{TA} , \overline{BI} negation (when driven by the memory controller or PCMCIA interface) | 2.50 | 11.00 | 2.50 | 11.00 | 2.50 | 11.00 | — | 50.00 | ns |
| B13 | CLKOUT to \overline{TS} , \overline{BB} high-Z | 5.00 | 19.00 | 7.58 | 21.58 | 6.25 | 20.25 | 0.250 | 50.00 | ns |
| B13a | CLKOUT to \overline{TA} , \overline{BI} high-Z, (when driven by the memory controller or PCMCIA interface) | 2.50 | 15.00 | 2.50 | 15.00 | 2.50 | 15.00 | — | 50.00 | ns |
| B14 | CLKOUT to TEA assertion | 2.50 | 10.00 | 2.50 | 10.00 | 2.50 | 10.00 | — | 50.00 | ns |
| B15 | CLKOUT to TEA high-Z | 2.50 | 15.00 | 2.50 | 15.00 | 2.50 | 15.00 | _ | 50.00 | ns |
| B16 | $\overline{\text{TA}}$, $\overline{\text{BI}}$ valid to CLKOUT(setup time) ⁵ | 9.75 | — | 9.75 | — | 9.75 | — | _ | 50.00 | ns |
| B16a | TEA, KR, RETRY, valid to CLKOUT (setup time ^{) 5} | 10.00 | — | 10.00 | — | 10.00 | — | — | 50.00 | ns |
| B16b | $\overline{\text{BB}}$, $\overline{\text{BG}}$, $\overline{\text{BR}}$ valid to CLKOUT (setup time) ⁶ | 8.50 | | 8.50 | — | 8.50 | — | _ | 50.00 | ns |
| B17 | CLKOUT to \overline{TA} , \overline{TEA} , \overline{BI} , \overline{BB} , \overline{BG} , \overline{BR} valid (Hold time). ⁵ | 1.00 | — | 1.00 | — | 1.00 | - | — | 50.00 | ns |
| B17a | CLKOUT to KR, RETRY, except TEA valid (hold time) | 2.00 | — | 2.00 | — | 2.00 | — | — | 50.00 | ns |
| B18 | D[0–31], DP[0–3] valid to CLKOUT rising edge (setup time) ⁷ | 6.00 | _ | 6.00 | | 6.00 | | _ | 50.00 | ns |
| B19 | CLKOUT rising edge to D[0–31], DP[0–3] valid (hold time) ⁷ | 1.00 | _ | 1.00 | _ | 1.00 | | _ | 50.00 | ns |
| B20 | D[0–31], DP[0–3] valid to CLKOUT falling edge (setup time) ⁸ | 4.00 | _ | 4.00 | _ | 4.00 | — | — | 50.00 | ns |
| B21 | CLKOUT falling edge to D[0–31], DP[0–3] valid (hold time) ⁸ | 2.00 | | 2.00 | _ | 2.00 | — | _ | — | — |

| Table 6. | Bus Operation Timin | ng ¹ (continued) |
|----------|----------------------------|-----------------------------|
|----------|----------------------------|-----------------------------|



| | | 50 MHz 66 MHz | | | | 90.1 | MHz | | Cap Load | |
|------|---|---------------|-------|-------|-------|----------|-------|-------|----------|------|
| Num | Characteristic | | | 00 1 | | 00 10112 | | FFACT | (default | Unit |
| | | Min | Мах | Min | Max | Min | Мах | | 50 pF) | |
| B22 | CLKOUT rising edge to \overline{CS} asserted GPCM ACS = 00 | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B22a | CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 10, TRLX = 0,1 | — | 8.00 | — | 8.00 | — | 8.00 | — | 50.00 | ns |
| B22b | CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 0 | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B22c | CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 1 | 7.00 | 14.00 | 11.00 | 18.00 | 9.00 | 16.00 | 0.375 | 50.00 | ns |
| B23 | CLKOUT rising edge to \overline{CS} negated GPCM read access, GPCM write access ACS = 00, TRLX = 0 & CSNT = 0 | 2.00 | 8.00 | 2.00 | 8.00 | 2.00 | 8.00 | _ | 50.00 | ns |
| B24 | A[6-31] to \overline{CS} asserted GPCM ACS = 10, TRLX = 0. | 3.00 | — | 6.00 | — | 4.00 | — | 0.250 | 50.00 | ns |
| B24a | A[6-31] to \overline{CS} asserted GPCM ACS = 11, TRLX = 0 | 8.00 | — | 13.00 | _ | 11.00 | _ | 0.500 | 50.00 | ns |
| B25 | $\frac{CLKOUT}{WE[0-3]} \text{ asserted}$ | — | 9.00 | — | 9.00 | — | 9.00 | — | 50.00 | ns |
| B26 | CLKOUT rising edge to OE negated | 2.00 | 9.00 | 2.00 | 9.00 | 2.00 | 9.00 | _ | 50.00 | ns |
| B27 | A[6-31] to \overline{CS} asserted GPCM ACS = 10, TRLX = 1 | 23.00 | _ | 36.00 | | 29.00 | | 1.250 | 50.00 | ns |
| B27a | A[6-31] to \overline{CS} asserted GPCM ACS = 11, TRLX = 1 | 28.00 | _ | 43.00 | | 36.00 | | 1.500 | 50.00 | ns |
| B28 | CLKOUT rising edge to WE[0–3] negated GPCM write access CSNT = 0 | | 9.00 | _ | 9.00 | | 9.00 | _ | 50.00 | ns |
| B28a | CLKOUT falling edge to WE[0–3] negated GPCM write access TRLX = 0,1 CSNT = 1, EBDF = 0 | 5.00 | 12.00 | 8.00 | 14.00 | 6.00 | 13.00 | 0.250 | 50.00 | ns |
| B28b | CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0,1 CSNT = 1, ACS = 10 or ACS = 11, EBDF = 0 | _ | 12.00 | | 14.00 | _ | 13.00 | 0.250 | 50.00 | ns |



| [| | | | | | | | | | |
|------|---|---------------|-------|-------|-------|-------|-------|-------|----------------------|------|
| Num | Characteristic | 50 MHz 66 MHz | | | MHz | 80 | MHz | FFACT | Cap Load (default | Unit |
| - | | Min | Max | Min | Max | Min | Max | _ | 50 pF) | |
| B28c | CLKOUT falling edge to WE[0–3] negated GPCM write access TRLX = 0,1 CSNT = 1 write access TRLX = 0, CSNT = 1, EBDF = 1 | 7.00 | 14.00 | 11.00 | 18.00 | 9.00 | 16.00 | 0.375 | 50.00 | ns |
| B28d | CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0,1 CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 | _ | 14.00 | _ | 18.00 | _ | 16.00 | 0.375 | 50.00 | ns |
| B29 | $\overline{WE[0-3]}$ negated to D[0-31], DP[0-3] high-Z GPCM write access, CSNT = 0 | 3.00 | _ | 6.00 | _ | 4.00 | _ | 0.250 | 50.00 | ns |
| B29a | WE[0–3] negated to D[0–31], DP[0–3] high-Z GPCM write access, TRLX = 0 CSNT = 1, EBDF = 0 | 8.00 | | 13.00 | | 11.00 | | 0.500 | 50.00 | ns |
| B29b | CS negated to D[0–31], DP[0–3], high-Z GPCM write access, ACS = 00, TRLX = 0 & CSNT = 0 | 3.00 | | 6.00 | | 4.00 | | 0.250 | 50.00 | ns |
| B29c | $\overline{\text{CS}}$ negated to D[0–31], DP[0–3] high-Z GPCM write access, TRLX = 0, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 0 | 8.00 | | 13.00 | | 11.00 | | 0.500 | 50.00 | ns |
| B29d | WE[0–3] negated to D[0–31], DP[0–3] high-Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 0 | 28.00 | | 43.00 | | 36.00 | | 1.500 | 50.00 | ns |
| B29e | CS negated to D[0–31], DP[0–3] high-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 0 | 28.00 | | 43.00 | | 36.00 | | 1.500 | 50.00 | ns |
| B29f | WE[0–3] negated to D[0–31], DP[0–3] high-Z GPCM write access TRLX = 0, CSNT = 1, EBDF = 1 | 5.00 | | 9.00 | | 7.00 | | 0.375 | 50.00 | ns |
| B29g | CS negated to D[0–31], DP[0–3] high-Z GPCM write access TRLX = 0, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 | 5.00 | | 9.00 | | 7.00 | | 0.375 | 50.00 | ns |

| Table 6. | Bus Operation | Timing ¹ | (continued) |
|----------|----------------------|---------------------|-------------|
|----------|----------------------|---------------------|-------------|



| r | | | | | | | | | ſ | |
|------|--|-------|-----|-------|--------|-------|-----|-------|----------------------|------|
| Num | Characteristic | 50 I | MHz | 66 I | 66 MHz | | MHz | FFACT | Cap Load (default | Unit |
| | | Min | Max | Min | Мах | Min | Мах | | 50 pF) | |
| B29h | $\overline{WE[0-3]}$ negated to D[0-31], DP[0-3] high-Z GPCM write access TRLX = 0, CSNT = 1, EBDF = 1 | 25.00 | _ | 39.00 | _ | 31.00 | _ | 1.375 | 50.00 | ns |
| B29i | $\overline{\text{CS}}$ negated to D[0–31], DP[0–3] high-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 | 25.00 | | 39.00 | | 31.00 | | 1.375 | 50.00 | ns |
| B30 | CS, WE[0–3] negated to A[6–31] invalid GPCM write access ⁹ | 3.00 | | 6.00 | _ | 4.00 | | 0.250 | 50.00 | ns |
| B30a | $\label{eq:weighted} \hline \hline WE[0-3] \mbox{ negated to } A[6-31] \mbox{ invalid } \\ GPCM \mbox{ write access, TRLX = 0, } \\ CSNT = 1, \ensuremath{\overline{CS}}\mbox{ negated to } \\ A[6-31] \mbox{ invalid GPCM write } \\ access \mbox{ TRLX = 0, CSNT = 1, } \\ ACS = 10 \mbox{ or } ACS = 11, \mbox{ EBDF = } \\ 0 \\ \hline \hline \end{array}$ | 8.00 | _ | 13.00 | _ | 11.00 | _ | 0.500 | 50.00 | ns |
| B30b | $\label{eq:WE0-3} \hline WE[0-3] \mbox{ negated to } A[6-31] \mbox{ invalid } \\ GPCM \mbox{ write access, } TRLX = 1, \\ CSNT = 1. \box{ CS negated to } \\ A[6-31] \mbox{ Invalid GPCM write } \\ access \mbox{ TRLX = 1, } CSNT = 1, \\ ACS = 10 \mbox{ or } ACS = 11, \mbox{ EBDF = } \\ 0 \\ \hline \end{array}$ | 28.00 | | 43.00 | | 36.00 | | 1.500 | 50.00 | ns |
| B30c | $\overline{WE[0-3]} \text{ negated to } A[6-31]$ invalid GPCM write access, TRLX = 0, CSNT = 1. \overline{CS} negated to A[6-31] invalid GPCM write access, TRLX = 0, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 | 5.00 | | 8.00 | | 6.00 | | 0.375 | 50.00 | ns |
| B30d | $\overline{WE[0-3]} \text{ negated to } A[6-31]$ invalid GPCM write access TRLX = 1, CSNT =1, CS negated to A[6-31] invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 | 25.00 | _ | 39.00 | _ | 31.00 | | 1.375 | 50.00 | ns |



| | 1 | 50 MHz 66 MHz | | | | 80 1 | MHz | | Cap Load | |
|------|---|---------------|-------|-------|-------|-------|-------|-------|--------------------|------|
| Num | Characteristic | Min | Max | Min | Max | Min | Max | FFACT | (default 50 pF) | Unit |
| B31 | CLKOUT falling edge to \overline{CS} valid - as requested by control bit CST4 in the corresponding word in the UPM | 1.50 | 6.00 | 1.50 | 6.00 | 1.50 | 6.00 | | 50.00 | ns |
| B31a | CLKOUT falling edge to \overline{CS} valid - as requested by control bit CST1 in the corresponding word in the UPM | 5.00 | 12.00 | 8.00 | 14.00 | 6.00 | 13.00 | 0.250 | 50.00 | ns |
| B31b | CLKOUT rising edge to CS valid - as requested by control bit CST2 in the corresponding word in the UPM | 1.50 | 8.00 | 1.50 | 8.00 | 1.50 | 8.00 | _ | 50.00 | ns |
| B31c | CLKOUT rising edge to CS valid - as requested by control bit CST3 in the corresponding word in the UPM | 5.00 | 12.00 | 8.00 | 14.00 | 6.00 | 13.00 | 0.250 | 50.00 | ns |
| B31d | CLKOUT falling edge to \overline{CS} valid - as requested by control bit CST1 in the corresponding word in the UPM EBDF = 1 | 9.00 | 14.00 | 13.00 | 18.00 | 11.00 | 16.00 | 0.375 | 50.00 | ns |
| B32 | CLKOUT falling edge to BS valid - as requested by control bit BST4 in the corresponding word in the UPM | 1.50 | 6.00 | 1.50 | 6.00 | 1.50 | 6.00 | _ | 50.00 | ns |
| B32a | CLKOUT falling edge to \overline{BS} valid - as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 0 | 5.00 | 12.00 | 8.00 | 14.00 | 6.00 | 13.00 | 0.250 | 50.00 | ns |
| B32b | CLKOUT rising edge to BS valid - as requested by control bit BST2 in the corresponding word in the UPM | 1.50 | 8.00 | 1.50 | 8.00 | 1.50 | 8.00 | _ | 50.00 | ns |
| B32c | CLKOUT rising edge to BS valid - as requested by control bit BST3 in the corresponding word in the UPM | 5.00 | 12.00 | 8.00 | 14.00 | 6.00 | 13.00 | 0.250 | 50.00 | ns |
| B32d | CLKOUT falling edge to \overline{BS} valid - as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 1 | 9.00 | 14.00 | 13.00 | 18.00 | 11.00 | 16.00 | 0.375 | 50.00 | ns |
| B33 | CLKOUT falling edge to GPL valid - as requested by control bit GxT4 in the corresponding word in the UPM | 1.50 | 6.00 | 1.50 | 6.00 | 1.50 | 6.00 | | 50.00 | ns |

Table 6. Bus Operation Timing ¹ (continued)



| Num | Characteristic | 50 MHz 6 | | | MHz 80 M | | MHz | FFACT | Cap Load (default | Unit |
|------|---|----------|-------|-------|----------|-------|-------|-------|----------------------|------|
| | | Min | Max | Min | Max | Min | Max | | ` 50 pF) | • |
| B33a | CLKOUT rising edge to GPL valid - as requested by control bit GxT3 in the corresponding word in the UPM | 5.00 | 12.00 | 8.00 | 14.00 | 6.00 | 13.00 | 0.250 | 50.00 | ns |
| B34 | A[6–31] and D[0–31] to CS valid - as requested by control bit CST4 in the corresponding word in the UPM | 3.00 | _ | 6.00 | _ | 4.00 | _ | 0.250 | 50.00 | ns |
| B34a | A[6–31] and D[0–31] to \overline{CS} valid - as requested by control bit CST1 in the corresponding word in the UPM | 8.00 | _ | 13.00 | _ | 11.00 | _ | 0.500 | 50.00 | ns |
| B34b | A[6–31] and D[0–31] to CS valid - as requested by CST2 in the corresponding word in UPM | 13.00 | _ | 21.00 | _ | 17.00 | | 0.750 | 50.00 | ns |
| B35 | A[6-31] to \overline{CS} valid - as requested by control bit BST4 in the corresponding word in UPM | 3.00 | _ | 6.00 | _ | 4.00 | _ | 0.250 | 50.00 | ns |
| B35a | A[6–31] and D[0–31] to BS valid - as requested by BST1 in the corresponding word in the UPM | 8.00 | _ | 13.00 | _ | 11.00 | _ | 0.500 | 50.00 | ns |
| B35b | A[6–31] and D[0–31] to BS valid - as requested by control bit BST2 in the corresponding word in the UPM | 13.00 | _ | 21.00 | _ | 17.00 | _ | 0.750 | 50.00 | ns |
| B36 | A[6–31] and D[0–31] to GPL valid - as requested by control bit GxT4 in the corresponding word in the UPM | 3.00 | | 6.00 | | 4.00 | | 0.250 | 50.00 | ns |
| B37 | UPWAIT valid to CLKOUT falling edge 10 | 6.00 | | 6.00 | | 6.00 | | — | 50.00 | ns |
| B38 | CLKOUT falling edge to UPWAIT valid ¹⁰ | 1.00 | — | 1.00 | — | 1.00 | _ | — | 50.00 | ns |
| B39 | AS valid to CLKOUT rising edge | 7.00 | | 7.00 | _ | 7.00 | — | — | 50.00 | ns |
| B40 | A[6-31], TSIZ[0-1], RD/WR, BURST, valid to CLKOUT rising edge. | 7.00 | _ | 7.00 | _ | 7.00 | _ | — | 50.00 | ns |
| B41 | TS valid to CLKOUT rising edge (setup time) | 7.00 | — | 7.00 | — | 7.00 | — | _ | 50.00 | ns |



| Num | Characteristic | 50 MHz | | 66 MHz | | 80 MHz | | FFACT | Cap Load (default | Unit |
|-----|---|--------|-----|--------|-----|--------|-----|-------|----------------------|------|
| | | Min | Max | Min | Max | Min | Max | | 50 pF) | Unit |
| B42 | CLKOUT rising edge to \overline{TS} valid (hold time) | 2.00 | _ | 2.00 | _ | 2.00 | _ | _ | 50.00 | ns |
| B43 | AS negation to memory controller signals negation | _ | TBD | — | TBD | TBD | _ | — | 50.00 | ns |

 Table 6. Bus Operation Timing ¹ (continued)

The minima provided assume a 0 pF load, whereas maxima assume a 50pF load. For frequencies not marked on the part, new bus timing must be calculated for all frequency-dependent AC parameters. Frequency-dependent AC parameters are those with an entry in the FFactor column. AC parameters without an FFactor entry do not need to be calculated and can be taken directly from the frequency column corresponding to the frequency marked on the part. The following equations should be used in these calculations.

For a frequency F, the following equations should be applied to each one of the above parameters: For minima:

$$D = \frac{FFACTOR \times 1000}{F} + (D_{50} - 20 \times FFACTOR)$$

For maxima:

$$D = \frac{FFACTOR \times 1000}{F} + \frac{(D_{50} - 20 \times FFACTOR)}{F} + \frac{1ns(CAP \text{ LOAD} - 50) / 10}{F}$$

where:

D is the parameter value to the frequency required in ns

F is the operation frequency in MHz

D₅₀ is the parameter value defined for 50 MHz

CAP LOAD is the capacitance load on the signal in question.

FFACTOR is the one defined for each of the parameters in the table.

- ² Phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed value.
- ³ If the rate of change of the frequency of EXTAL is slow (i.e. it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time) then the maximum allowed jitter on EXTAL can be up to 2%.
- ⁴ The timing for BR output is relevant when the MPC850 is selected to work with external bus arbiter. The timing for BG output is relevant when the MPC850 is selected to work with internal bus arbiter.
- ⁵ The setup times required for TA, TEA, and BI are relevant only when they are supplied by an external device (and not when the memory controller or the PCMCIA interface drives them).
- ⁶ The timing required for BR input is relevant when the MPC850 is selected to work with the internal bus arbiter. The timing for BG input is relevant when the MPC850 is selected to work with the external bus arbiter.
- ⁷ The D[0–31] and DP[0–3] input timings B20 and B21 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.
- ⁸ The D[0:31] and DP[0:3] input timings B20 and B21 refer to the falling edge of CLKOUT. This timing is valid only for read accesses controlled by chip-selects controlled by the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.
- ⁹ The timing B30 refers to \overline{CS} when ACS = '00' and to $\overline{WE[0:3]}$ when CSNT = '0'.
- ¹⁰ The signal UPWAIT is considered asynchronous to CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals.
- ¹¹ The $\overline{\text{AS}}$ signal is considered asynchronous to CLKOUT.



Figure 2 is the control timing diagram.




Figure 3 provides the timing for the external clock.




Figure 3. External Clock Timing



Figure 4 provides the timing for the synchronous output signals.




Figure 4. Synchronous Output Signals Timing

Figure 5 provides the timing for the synchronous active pull-up and open-drain output signals.




Figure 5. Synchronous Active Pullup and Open-Drain Outputs Signals Timing



Figure 6 provides the timing for the synchronous input signals.




Figure 6. Synchronous Input Signals Timing

Figure 7 provides normal case timing for input data.




Figure 7. Input Data Timing in Normal Case



Figure 8 provides the timing for the input data controlled by the UPM in the memory controller.




Figure 8. Input Data Timing when Controlled by UPM in the Memory Controller

Figure 9 through Figure 12 provide the timing for the external bus read controlled by various GPCM factors.




Figure 9. External Bus Read Timing (GPCM Controlled—ACS = 00)






Figure 10. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 10)




Figure 11. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 11)






Figure 12. External Bus Read Timing (GPCM Controlled—TRLX = 1, ACS = 10, ACS = 11)



Figure 13 through Figure 15 provide the timing for the external bus write controlled by various GPCM factors.




Figure 13. External Bus Write Timing (GPCM Controlled—TRLX = 0, CSNT = 0)