# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### Freescale Semiconductor Technical Data

### MPC852TEC Rev. 3.1, 01/2005

# MPC852T Hardware Specifications

This document contains detailed information for the MPC852T about power considerations, DC/AC electrical characteristics, AC timing specifications, and pertinent electrical and physical characteristics of the MPC852T. For information about functional characteristics of the processor, refer to the *MPC866 PowerQUICC Family Users Manual* (MPC866UM). The MPC852T contains a PowerPC<sup>TM</sup> processor core.

### 1 Overview

The MPC852T PowerQUICC<sup>TM</sup> is a 0.18-micron derivative of the MPC860 PowerQUICC family, and can operate up to 100 MHz on the MPC8xx core with a 66-MHz external bus. The MPC852T has a 1.8 V core and a 3.3 V I/O operation with 5-V TTL compatibility. The MPC852T integrated communications controller is a versatile one-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications. It particularly excels in Ethernet control applications, including CPE equipment, Ethernet routers and hubs, VoIP clients, and WiFi access points.

The MPC852T is a PowerPC architecture-based derivative of the Motorola MPC860 Quad Integrated Communications Controller (PowerQUICC). The CPU on the MPC852T is the MPC8xx core, a 32-bit microprocessor that implements the PowerPC architecture, incorporating memory management units (MMUs) and instruction and data caches. The MPC852T is the subset of this family of devices.

© Freescale Semiconductor, Inc., 2004. All rights reserved.

#### Contents

1.	Overview 1
2.	Features 2
3.	Maximum Tolerated Ratings 5
4.	Thermal Characteristics 5
5.	Power Dissipation
6.	DC Characteristics 7
7.	Thermal Calculation and Measurement
8.	References 10
9.	Power Supply and Power Sequencing 10
0.	Mandatory Reset Configurations 11
1.	Layout Practices 12
2.	Bus Signal Timing 13
3.	IEEE 1149.1 Electrical Specifications 41
4.	CPM Electrical Characteristics 43
5.	FEC Electrical Characteristics 56
6.	Mechanical Data and Ordering Information 60
7.	Document Revision History 78

1

1

1



#### Features

### 2 Features

The MPC852T is comprised of three modules that each use the 32-bit internal bus: the MPC8xx core, the system integration unit (SIU), and the communication processor module (CPM). Figure 1 shows the MPC852T block diagram.

The following list summarizes the key MPC852T features:

- Embedded MPC8xx core up to 100 MHz
- Maximum frequency operation of the external bus is 66 MHz
  - The 50 MHz / 66 MHz core frequencies support both 1:1 and 2:1 modes.
  - The 80 MHz / 100 MHz core frequencies support 2:1 mode only.
- Single-issue, 32-bit core (compatible with the PowerPC architecture definition) with 32 32-bit general-purpose registers (GPRs)
  - The core performs branch prediction with conditional prefetch, without conditional execution.
  - 4-Kbyte data cache and 4-Kbyte instruction cache
    - 4-Kbyte instruction cache is two-way, set-associative with 128 sets.
    - 4-Kbyte data cacheis two-way, set-associative with 128 sets.
    - Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks.
    - Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis.
  - MMUs with 32-entry TLB, fully associative instruction, and data TLBs
  - MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces, and 16 protection groups
- Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
- 32 address lines
- Memory controller (eight banks)
  - Contains complete dynamic RAM (DRAM) controller
  - Each bank can be a chip select or  $\overline{RAS}$  to support a DRAM bank
  - Up to 30 wait states programmable per memory bank
  - Glueless interface to DRAM, SIMMS, SRAM, EPROMs, Flash EPROMs, and other memory devices
  - DRAM controller-programmable to support most size and speed memory interfaces
  - Four  $\overline{CAS}$  lines, four  $\overline{WE}$  lines, and one  $\overline{OE}$  line
  - Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
  - Variable block sizes (32 Kbytes–256 Mbytes)
  - Selectable write protection
  - On-chip bus arbitration logic
- Fast Ethernet Controller (FEC)
- General-purpose timers
  - Two 16-bit timers or one 32-bit timer
  - Gate mode can enable or disable counting.
  - Interrupt can be masked on reference match and event capture.

- System integration unit (SIU)
  - Bus monitor
  - Software watchdog
  - Periodic interrupt timer (PIT)
  - Clock synthesizer
  - Decrementer and time base
  - Reset controller
  - IEEE 1149.1 test access port (JTAG)
- Interrupts
  - Seven external interrupt request (IRQ) lines
  - Seven port pins with interrupt capability
  - Eighteen internal interrupt sources
  - Programmable priority between SCCs
  - Programmable highest-priority request
- Communications processor module (CPM)
  - RISC controller
  - Communication-specific commands (for example, GRACEFUL STOP TRANSMIT, ENTER HUNT MODE, and RESTART TRANSMIT)
  - Supports continuous mode transmission and reception on all serial channels
  - 8-Kbytes of dual-port RAM
  - 8 serial DMA (SDMA) channels
  - Three parallel I/O registers with open-drain capability
- Two baud rate generators
  - Independent (can be connected toany SCC3/4 or SMC1)
  - Allows changes during operation
  - Autobaud support option
- Two SCCs (serial communication controllers)
  - Ethernet/IEEE 802.3 optional on SCC3 & SCC4, supporting full 10-Mbps operation
  - HDLC/SDLC
  - HDLC bus (implements an HDLC-based local area network (LAN))
  - Universal asynchronous receiver transmitter (UART)
  - Totally transparent (bit streams)
  - Totally transparent (frame-based with optional cyclic redundancy check (CRC))
- One SMC (serial management channels)
  - UART
- One SPI (serial peripheral interface)
  - Supports master and slave modes
  - Supports multimaster operation on the same bus
- PCMCIA interface
  - Master (socket) interface, release 2.1 compliant

#### Features

- Supports one independent PCMCIA socket; 8-memory or I/O windows supported
- Debug interface
  - Eight comparators: four operate on instruction address, two operate on data address, and two operate on data
  - Supports conditions: =  $\neq < >$
  - Each watchpoint can generate a break point internally.
- Normal high and normal low power modes to conserve power
- 1.8 V Core and 3.3 V I/O operation with 5-V TTL compatibility. Refer to Table 5 for a listing of the 5-V Tolerant pins.




Figure 1. MPC852T Block Diagram

## 3 Maximum Tolerated Ratings

This section provides the maximum tolerated voltage and temperature ranges for the MPC852T. Table 1 provides the maximum ratings and operating temperatures.

Rating	Symbol	Value	Unit
Supply voltage <sup>1</sup>	V <sub>DDL</sub> (core voltage)	– 0.3 to 3.4	V
	V <sub>DDH</sub> (I/O voltage)	– 0.3 to 4	V
	V <sub>DDSYN</sub>	– 0.3 to 3.4	V
	Difference between V <sub>DDL</sub> to V <sub>DDSYN</sub>	100	mV
Input voltage <sup>2</sup>	V <sub>in</sub>	GND – 0.3 to V <sub>DDH</sub>	V
Storage temperature range	T <sub>stg</sub>	– 55 to +150	°C

### **Table 1. Maximum Tolerated Ratings**

 $^{1}$  The power supply of the device must start its ramp from 0.0 V.

<sup>2</sup> Functional operating conditions are provided with the DC electrical specifications in Table 5. Absolute maximum ratings are stress ratings only; functional operation at the maxima is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

**Caution**: All inputs that tolerate 5 V cannot be more than 2.5 V greater than  $V_{DDH}$ . This restriction applies to power-up and normal operation (that is, if the MPC852T is unpowered, a voltage greater than 2.5 V must not be applied to its inputs).

Rating	Symbol	Value	Unit
Temperature <sup>1</sup> (standard)	T <sub>A(min)</sub>	0	°C
	T <sub>j(max)</sub>	95	°C
Temperature (extended)	T <sub>A(min)</sub>	- 40	°C
	T <sub>j(max)</sub>	100	°C

**Table 2. Operating Temperatures** 

Minimum temperatures are guaranteed as ambient temperature,  $T_A$ . Maximum temperatures are guaranteed as junction temperature,  $T_j$ .

This device contains circuitry protecting against damage that high-static voltage or electrical fields cause; however, Motorola recommends taking normal precautions to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or  $V_{DD}$ ). --  $V_{DDH}$ .

# 4 Thermal Characteristics

Table 3 shows the thermal characteristics for the MPC852T.

#### **Power Dissipation**

Rating	Envi	ronment	Symbol	Value	Unit
Junction to ambient <sup>1</sup>	Natural convection	- 3		49	°C/W
		Four layer board (2s2p)		32	
	Air flow (200 ft/min)			41	
		Four layer board (2s2p)	$R_{\theta JMA}^{3}$	29	
Junction to board <sup>4</sup>			$R_{\theta JB}$	24	
Junction to case 5			$R_{ extsf{ heta}JC}$	13	
Junction to package top <sup>6</sup>	Natural convection		$\Psi_{JT}$	3	
	Air flow (200 ft/min)		$\Psi_{JT}$	2	

### Table 3. MPC852T Thermal Resistance Data

<sup>1</sup> Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- <sup>2</sup> Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal
- <sup>3</sup> Per JEDEC JESD51-6 with the board horizontal
- <sup>4</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <sup>5</sup> Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature. For exposed pad packages where the pad would be expected to be soldered, junction to case thermal resistance is a simulated value from the junction to the exposed pad without contact resistance.
- <sup>6</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2

### 5 **Power Dissipation**

Table 4 provides power dissipation information. The modes are 1:1, where CPU and bus speeds are equal, and 2:1 mode, where CPU frequency is twice bus speed.

Die Revision	Bus Mode	Frequency (MHz)	Typical <sup>1</sup>	Maximum <sup>2</sup>	Unit
		50	110	140	mW
	1:1	66	150	180	mW
0	2:1	66	140	160	mW
		80	170	200	mW
		100	210	250	mW

Table 4.	Power	Dissipation	$(P_D)$
----------	-------	-------------	---------

<sup>1</sup> Typical power dissipation is measured at 1.9 V.

 $^2$   $\,$  Maximum power dissipation at  $V_{DDL}$  and  $V_{DDSYN}$  is at 1.9 V. and  $V_{DDH}$  is at 3.465 V.

### NOTE

Values in Table 4 represent  $V_{DDL}$ -based power dissipation, and do not include I/O power dissipation over  $V_{DDH}$ . I/O power dissipation varies widely by application that buffer current can cause, depending on external circuitry.

The  $V_{DDSYN}$  power dissipation is negligible.

### 6 DC Characteristics

Table 5 provides the DC electrical characteristics for the MPC852T.

Characteristic	Symbol	Min	Max	Unit
Operating voltage	V <sub>DDH</sub>	3.135	3.465	V
	V <sub>DDL</sub>	1.7	1.9	V
	V <sub>DDSYN</sub>	1.7	1.9	V
	Difference between $V_{DDL}$ to $V_{DDSYN}$	_	100	mV
Input high voltage (all inputs except PA[0:3], PA[8:11], PB15, PB[24:25]; PB[28:31], PC[4:7], PC[12:13], PC15, PD[3:15], TDI, TDO, TCK, TRST, TMS, MII_TXEN, MII_MDIO) <sup>1</sup>	V <sub>IH</sub>	2.0	3.465	V
Input low voltage	V <sub>IL</sub>	GND	0.8	V
EXTAL, EXTCLK input high voltage	V <sub>IHC</sub>	$0.7  imes V_{DDH}$	V <sub>DDH</sub>	V
Input leakage current, Vin = $5.5 \text{ V}$ (Except TMS, TRST, DSCK and DSDI pins) for 5-V tolerant pins <sup>1</sup>	l <sub>in</sub>	_	100	μA
Input leakage <u>current</u> , Vin = V <sub>DDH</sub> (Except TMS, TRST, DSCK, and DSDI)	l <sub>in</sub>	—	10	μA
Input leakage current, Vin = 0 V (Except TMS, TRST, DSCK and DSDI pins)	l <sub>in</sub>	_	10	μA
Input capacitance <sup>2</sup>	C <sub>in</sub>	—	20	pF

### **Table 5. DC Electrical Specifications**

Characteristic	Symbol	Min	Max	Unit
Output high voltage, IOH = -2.0 mA, $V_{DDH}$ = 3.0 V Except XTAL and open drain pins	VOH	2.4	_	V
Output low voltage IOL = 2.0 mA (CLKOUT) IOL = $3.2 \text{ mA}^3$ IOL = $5.3 \text{ mA}^4$ IOL = $7.0 \text{ mA} (Txd1/pa14, txd2/pa12)$ IOL = $8.9 \text{ mA} (TS, TA, TEA, BI, BB, HRESET, SRESET)$	VOL	_	0.5	V

Table 5. DC Electrical Specifications (continued)

<sup>1</sup> The PA[0:3], PA[8:11], PB15, PB[24:25]; PB[28:31], PC[4:7], PC[12:13], PC15, PD[3:15], TDI, TDO, TCK, TRST, TMS, MII\_TXEN, MII\_MDIO are 5 V-tolerant pins.

- <sup>2</sup> Input capacitance is periodically sampled.
- <sup>3</sup> A(0:31), TSIZ0/REG, TSIZ1, D(0:31), DP(0:3)/IRQ(3:6), RD/WR, BURST, RSV/IRQ2, IWP(0:1)/VFLS(0:1), RXD3/PA11, TXD3/PA10, RXD4/PA9, TXD4/PA8, TIN3/BRGO3/CLK5/PA3, BRGCLK2/TOUT3/CLK6/PA2, TIN4/BRGO4/CLK7/PA1, TOUT4/CLK8/PA0, SPISEL/PB31, SPICLK/PB30, SPIMOSI/PB29, BRGO4/SPIMISO/PB28, SMTXD1/PB25, SMRXD1/PB24, BRGO3/PB15, RTS1/DREQ0/PC15, RTS3/PC13, RTS4/PC12, CTS3/PC7, CD3/PC6, CTS4/SDACK1/PC5, CD4/PC4, MII-RXD3/PD15, MII-RXD2/PD14, MII-RXD1/PD13, MII-MDC/PD12, MII-TXERR/RXD3/PD11, MII-RX0/TXD3/PD10, MII-TXD0/RXD4/PD9, MII-RXCLK/TXD4/PD8, MII-TXD3/PD5, MII-RXDV/RTS4/PD6, MII-RXERR/RTS3/PD7, MII-TXD2/REJECT3/PD4, MII-TXD1/REJECT4/PD3, MII\_CRS, MII\_MDIO, MII\_TXEN, MII\_COL
- <sup>4</sup> <u>BDIP/GPL\_B(5), BR, BG, FRZ/IRQ6, CS(0:5), CS(6), CS(7), WE0/BS\_B0/IORD, WE1/BS\_B1/IOWR, WE2/BS\_B2/PCOE, WE3/ BS\_B3/PCWE, BS\_A(0:3), GPL\_A0/GPL\_B0, OE/GPL\_A1/GPL\_B1, GPL\_A(2:3)/GPL\_B(2:3)/CS(2:3), UPWAITA/GPL\_A4, GPL\_A5, ALE\_A, CE1\_A, CE2\_A, DSCK, OP(0:1), OP2/MODCK1/STS, OP3/MODCK2/DSDO, BADDR(28:30)</u>

### 7 Thermal Calculation and Measurement

For the following discussions,  $P_D = (V_{DDL} \times IDDL) + P_{I/O}$ , where  $P_{I/O}$  is the power dissipation of the I/O drivers.

NOTE

The V<sub>DDSYN</sub> power dissipation is negligible.

### 7.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T<sub>J</sub>, in °C can be obtained from the equation:

 $T_J = T_A + (R_{\theta JA} \times P_D)$ 

where:

 $T_A$  = ambient temperature °C

 $R_{\theta JA}$  = package junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in package

#### **Thermal Calculation and Measurement**

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity  $T_J$ - $T_A$ ) are possible.

### 7.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$ 

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)  $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)  $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device-related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

### 7.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model that has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. Thermal performance of most plastic packages and especially PBGA packages is strongly dependent on the board temperature. If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

 $T_J = T_B + (R_{\theta JB} \times P_D)$ 

where:

 $R_{\theta JB}$  = junction-to-board thermal resistance (°C/W)

 $T_B$  = board temperature °C

 $P_D$  = power dissipation in package

If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and vias attaching the thermal balls to the ground plane.

### 7.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two-resistor model can be used with the thermal simulation of the application [2], or a more accurate and complex model of the package can be used in the thermal simulation.

#### References

### 7.5 Experimental Determination

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

 $T_J = T_T + (\Psi_{JT} \times P_D)$ 

where:

 $\Psi_{JT}$  = thermal characterization parameter

 $T_T$  = thermocouple temperature on top of package

 $P_D$  = power dissipation in package

The thermal characterization parameter is measured per JESD51-2 specification published by JEDEC using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors that cooling effects of the thermocouple wire cause.

# 8 References

Semiconductor Equipment and Materials International(415) 964-5111 805 East Middlefield Rd Mountain View, CA 94043

MIL-SPEC and EIA/JESD (JEDEC) specifications800-854-7179 or (Available from Global Engineering documents)303-397-7956

JEDEC Specifications http://www.jedec.org

1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.

2. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

# 9 Power Supply and Power Sequencing

This section provides design considerations for the MPC852T power supply. The MPC852T has a core voltage ( $V_{DDL}$ ) and PLL voltage ( $V_{DDSYN}$ ) that operates at a lower voltage than the I/O voltage  $V_{DDH}$ . The I/O section of the MPC852T is supplied with 3.3 V across  $V_{DDH}$  and  $V_{SS}$  (GND).

The signal PA[0:3], PA[8:11], PB15, PB[24:25]; PB[28:31], PC[4:7], PC[12:13], PC15] PD[3:15], TDI, TDO, TCK, TRST, TMS, MII\_TXEN, MII\_MDIO are 5 V-tolerant. All inputs cannot be more than 2.5 V greater than V<sub>DDH</sub>. In addition, 5 V-tolerant pins can not exceed 5.5 V, and remaining input pins cannot exceed 3.465 V. This restriction applies to power-on reset or power down and normal operation.

One consequence of multiple power supplies is that when power is initially applied, the voltage rails ramp up at different rates. The rates depend on the nature of the power supply, the type of load on each power supply, and the manner in which different voltages are derived. The following restrictions apply:

- $V_{DDL}$  must not exceed  $V_{DDH}$  during power-on reset or power down.
- $V_{DDL}$  must not exceed 1.9 V, and  $V_{DDH}$  must not exceed 3.465.

These cautions are necessary for the long-term reliability of the part. If they are violated, the electrostatic discharge (ESD) protection diodes are forward-biased, and excessive current can flow through these diodes. If the system power supply design does not control the voltage sequencing, the circuit shown in Figure 2 can be added to meet these requirements. The MUR420 Schottky diodes control the maximum potential difference between the external bus and core power supplies on power-on reset, and the 1N5820 diodes regulate the maximum potential difference on power-down.




Figure 2. Example Voltage Sequencing Circuit

### **10 Mandatory Reset Configurations**

The MPC852T requires a mandatory configuration during reset.

If hardware reset configuration word (HRCW) is enabled, by asserting the  $\overrightarrow{\text{RSTCONF}}$  during  $\overrightarrow{\text{HRESET}}$  assertion, the HRCW[DBGC] value that is needed to be set to binary X1 in the hardware reset configuration word (HRCW) and the SIUMCR[DBGC] should be programmed with the same value in the boot code after reset.

If hardware reset configuration word (HRCW) is disabled, by negating the  $\overline{\text{RSTCONF}}$  during the  $\overline{\text{HRESET}}$  assertion, the SIUMCR[DBGC] should be programmed with binary X1 in the boot code after reset.

### Layout Practices

The MBMR[GPLB4DIS], PAPAR, PADIR, PBPAR, PBDIR, PCPAR, and PCDIR should be configured with the mandatory value in Table 6 in the boot code after the reset deasserts.

Register/Configuration	Field	Value (binary)
HRCW (Hardware reset configuration word)	HRCW[DBGC]	X1
SIUMCR (SIU module configuration register)	SIUMCR[DBGC]	X1
MBMR (Machine B mode register)	MBMR[GPLB4DIS}	0
PAPAR (Port A pin assignment register)	PAPAR[4-7] PAPAR[12-15]	0
PADIR (Port A Data Direction Register)	PADIR[4-7] PADIR[12-15]	1
PBPAR (Port B Pin Assignment Register)	PBPAR[14] PBPAR[16-23] PBPAR[26-27]	0
PBDIR (Port B Data Direction Register)	PBDIR[14] PBDIR[16-23] PBDIR[26-27]	1
PCPAR (Port C Pin Assignment Register)	PCPAR[8-11] PCDIR[14]	0
PCDIR (Port C Data Direction Register)	PCDIR[8-11] PCDIR[14]	1

Table 6. Mandatory Reset Configuration of MPC852T

## **11 Layout Practices**

Each  $V_{DD}$  pin on the MPC852T should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The  $V_{DD}$  power supply should be bypassed to ground using at least four 0.1 µF by-pass capacitors located as close as possible to the four sides of the package. Each board designed should be characterized and additional appropriate decoupling capacitors should be used if required. The capacitor leads and associated printed circuit traces connecting to chip  $V_{DD}$  and GND should be kept to less than half an inch per capacitor lead. At a minimum, a four-layer board employing two inner layers as  $V_{DD}$  and GND planes should be used.

All output pins on the MPC852T have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized to minimize undershoot and reflections that these fast output switching times cause. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances that the PC traces cause. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads, because these loads create higher transient currents in the V<sub>DD</sub> and GND circuits. Pull up all unused inputs or signals that are inputs during reset. Special care should be taken to minimize the noise levels on the PLL

supply pins. For more information, please refer to *MPC866 User's Manual*, Section 14.4.3, "Clock Synthesizer Power (V<sub>DDSYN</sub>, V<sub>SSSYN</sub>, V<sub>SSSYN</sub>)."

# **12 Bus Signal Timing**

The maximum bus speed that the MPC852T supports is 66 MHz. Table 7 shows the frequency ranges for standard part frequencies.

Table 7. Frequency Ranges for Standard Part Frequencies (1:1 Bus Mode)

Part Freq	50N	ЛНz	66N	ЛНz
	Min Max		Nax Min N	
Core Freq	40	50	40	66.67
Bus Freq	40	50	40	66.67

Table 8. Frequency Ranges for Standard Part Frequencies (2:1 Bus Mode)

Part Freq	50N	ЛНz	66MHz		801	ЛНz	100MHz		
	Min	Max	Min	Max	Min	Мах	Min	Мах	
Core Freq	40	50	40	66.67	40	80	40	100	
Bus Freq 2:1	20	25	20	33.33	20	40	20	50	

Table 9 provides the bus operation timing for the MPC852T at 33, 40, 50 and 66 MHz.

The timing for the MPC852T bus shown assumes a 50-pF load for maximum delays and a 0-pF load for minimum delays. CLKOUT assumes a 100-pF load maximum delay

**Table 9. Bus Operation Timings** 

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Onit
B1	Bus period (CLKOUT) See Table 7	_	—	—	—	_	_	_	_	ns
B1a	EXTCLK to CLKOUT phase skew - If CLKOUT is an integer multiple of EXTCLK, then the rising edge of EXTCLK is aligned with the rising edge of CLKOUT. For a non-integer multiple of EXTCLK, this synchronization is lost, and the rising edges of EXTCLK and CLKOUT have a continuously varying phase skew.	-2	+2	-2	+2	-2	+2	-2	+2	ns
B1b	CLKOUT frequency jitter peak-to-peak	_	1		1	_	1	_	1	ns
B1c	Frequency jitter on EXTCLK <sup>1</sup>		0.50	_	0.50		0.50		0.50	%

Niuma	Obeventeristic	33 MHz 4		40	MHz	50 MHz		66	MHz	Unit
Num	Characteristic	Min	Max	Min	Max	Min	Мах	Min	Мах	Unit
B1d	CLKOUT phase jitter peak-to-peak for OSCLK $\geq$ 15 MHz	_	4	_	4	_	4		4	ns
	CLKOUT phase jitter peak-to-peak for OSCLK < 15 MHz	—	5		5	_	5		5	ns
B2	CLKOUT pulse width low (MIN = 0.4 x B1, MAX = 0.6 x B1)	12.1	18.2	10.0	15.0	8.0	12.0	6.1	9.1	ns
B3	CLKOUT pulse width high (MIN = $0.4 \times B1$ , MAX = $0.6 \times B1$ )	12.1	18.2	10.0	15.0	8.0	12.0	6.1	9.1	ns
B4	CLKOUT rise time		4.00		4.00	_	4.00		4.00	ns
B5	CLKOUT fall time		4.00		4.00		4.00		4.00	ns
B7	$\frac{\text{CLKOUT}}{\text{BURST}}$ to A(0:31), BADDR(28:30), RD/ $\overline{\text{WR}}$ , BURST, D(0:31), DP(0:3) output hold (MIN = 0.25 x B1)	7.60	—	6.30	—	5.00		3.80		ns
B7a	CLKOUT to TSIZ(0:1), $\overline{\text{REG}}$ , $\overline{\text{RSV}}$ , $\overline{\text{BDIP}}$ , PTR output hold (MIN = 0.25 x B1)	7.60	—	6.30	_	5.00	—	3.80	—	ns
B7b	CLKOUT to $\overline{BR}$ , $\overline{BG}$ , $\overline{FRZ}$ , VFLS(0:1), VF(0:2) IWP(0:2), LWP(0:1), $\overline{STS}$ output hold (MIN = 0.25 x B1)	7.60	_	6.30	_	5.00	_	3.80	_	ns
B8	$\frac{\text{CLKOUT}}{\text{BURST}}$ to A(0:31), BADDR(28:30) RD/WR, BURST, D(0:31), DP(0:3) valid (MAX = 0.25 x B1 + 6.3)	—	13.80		12.50	_	11.30		10.00	ns
B8a	CLKOUT to TSIZ(0:1), $\overline{\text{REG}}$ , $\overline{\text{RSV}}$ , $\overline{\text{BDIP}}$ , PTR valid (MAX = 0.25 x B1 + 6.3)	—	13.80	—	12.50	_	11.30	—	10.00	ns
B8b	CLKOUT to $\overline{BR}$ , $\overline{BG}$ , VFLS(0:1), VF(0:2), IWP(0:2), FRZ, LWP(0:1), $\overline{STS}$ Valid <sup>3</sup> (MAX = 0.25 x B1 + 6.3)	_	13.80		12.50	_	11.30		10.00	ns
B9	CLKOUT to A(0:31), BADDR(28:30), RD/WR, BURST, D(0:31), DP(0:3), TSIZ(0:1), REG, RSV, PTR High-Z (MAX = 0.25 x B1 + 6.3)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns
B11	CLKOUT to $\overline{TS}$ , $\overline{BB}$ assertion (MAX = 0.25 x B1 + 6.0)	7.60	13.60	6.30	12.30	5.00	11.00	3.80	9.80	ns
B11a	CLKOUT to $\overline{TA}$ , $\overline{BI}$ assertion (when driven by the memory controller or PCMCIA interface) (MAX = 0.00 x B1 + 9.30 <sup>2</sup> )	2.50	9.30	2.50	9.30	2.50	9.30	2.50	9.80	ns
B12	CLKOUT to $\overline{TS}$ , $\overline{BB}$ negation (MAX = 0.25 x B1 + 4.8)	7.60	12.30	6.30	11.00	5.00	9.80	3.80	8.50	ns
B12a	CLKOUT to $\overline{TA}$ , $\overline{BI}$ negation (when driven by the memory controller or PCMCIA interface) (MAX = 0.00 x B1 + 9.00)	2.50	9.00	2.50	9.00	2.50	9.00	2.50	9.00	ns
B13	CLKOUT to $\overline{\text{TS}}$ , $\overline{\text{BB}}$ High-Z (MIN = 0.25 x B1)	7.60	21.60	6.30	20.30	5.00	19.00	3.80	14.00	ns

### Table 9. Bus Operation Timings (continued)

Max

15.00

9.00

15.00

\_

10.00

8.00

10.00

12.30

8.00

4.00

2.00

2.00

6.00

2.00

4.00

2.00

3.80

3.80

5.20

2.00

Unit

ns

Characteristic	33	33 MHz 4		MHz	50 MHz		66 MHz				
Characteristic	Min	Max	Min	Max	Min	Max	Min	Ma			
CLKOUT to $\overline{TA}$ , $\overline{BI}$ High-Z (when driven by the memory controller or PCMCIA interface) (MIN = 0.00 x B1 + 2.5)	2.50	15.00	2.50	15.00	2.50	15.00	2.50	15.0			
CLKOUT to $\overline{\text{TEA}}$ assertion (MAX = 0.00 x B1 + 9.00)	2.50	9.00	2.50	9.00	2.50	9.00	2.50	9.0			
CLKOUT to $\overline{\text{TEA}}$ High-Z (MIN = 0.00 x B1 + 2.50)	2.50	15.00	2.50	15.00	2.50	15.00	2.50	15.0			
$\overline{TA}$ , $\overline{BI}$ valid to CLKOUT (setup time) (MIN = 0.00 x B1 + 6.00)	6.00	—	6.00	—	6.00	—	6.00				
TEA, $\overline{\text{KR}}$ , $\overline{\text{RETRY}}$ , $\overline{\text{CR}}$ valid to CLKOUT (setup time) (MIN = 0.00 x B1 + 4.5)	4.50	—	4.50	—	4.50	—	4.50				

4.00

1.00

2.00

6.00

1.00

4.00

2.00

7.60

7.60

10.90

2.00

\_

\_\_\_\_

13.80

8.00

13.80

18.00

8.00

4.00

1.00

2.00

6.00

1.00

4.00

2.00

6.30

6.30

10.90

2.00

\_

\_

12.50

8.00

12.50

16.00

8.00

4.00

1.00

2.00

6.00

1.00

4.00

2.00

5.00

5.00

7.00

2.00

\_\_\_\_

\_\_\_\_

11.30

8.00

11.30

14.10

8.00

Table 9	Bus O	neration	Timinas	(continued)
	Dus O		mmys	(Continueu)

B1 + 6.3)

x B1 + 6.6)

8.00)

Num

B13a

B14

B15

B16

B16a

B16b

B17

B17a

B18

B19

B20

B21

B22

B22a

B22b

B22c

B23

BB, BG, BR, valid to CLKOUT (setup time) <sup>3</sup>

CLKOUT to TA, TEA, BI, BB, BG, BR valid

CLKOUT to KR. RETRY. CR valid (hold time)

D(0:31), DP(0:3) valid to CLKOUT rising edge

CLKOUT rising edge to D(0:31), DP(0:3) valid

D(0:31), DP(0:3) valid to CLKOUT falling edge

CLKOUT falling edge to D(0:31), DP(0:3) valid

CLKOUT rising edge to CS asserted GPCM

CLKOUT falling edge to CS asserted GPCM

CLKOUT falling edge to  $\overline{CS}$  asserted GPCM

CLKOUT falling edge to CS asserted GPCM

CLKOUT rising edge to  $\overline{CS}$  negated GPCM

read access, GPCM write access ACS = 00, TRLX = 0 & CSNT = 0 (MAX = 0.00 x B1 +

ACS = 11, TRLX = 0, EBDF = 1 (MAX = 0.375

ACS = 11, TRLX = 0, EBDF = 0 (MAX = 0.25 x

ACS = 10, TRLX = 0 (MAX = 0.00 x B1 + 8.00)

(setup time)  $^{5}$  (MIN = 0.00 x B1 + 6.00)

(hold time)  ${}^{5}$  (MIN = 0.00 x B1 + 1.00  ${}^{6}$ )

(setup time)  $^{7}$ (MIN = 0.00 x B1 + 4.00)

(hold Time)  $^{7}$  (MIN = 0.00 x B1 + 2.00)

 $ACS = 00 (MAX = 0.25 \times B1 + 6.3)$ 

(hold time) (MIN =  $0.00 \times B1 + 1.00^4$ )

 $(4MIN = 0.00 \times B1 + .000)$ 

 $(MIN = 0.00 \times B1 + 2.00)$ 

	Oh ann atamiatia	33 MHz		40 MHz		50 MHz		66 MHz		Unit
Num	Characteristic	Min	Max	Min	Max	Min	Мах	Min	Max	Unit
B24	A(0:31) and BADDR(28:30) to $\overline{\text{CS}}$ asserted GPCM ACS = 10, TRLX = 0 (MIN = 0.25 x B1 - 2.00)	5.60		4.30		3.00		1.80		ns
B24a	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 11 TRLX = 0 (MIN = 0.50 x B1 - 2.00)	13.20		10.50		8.00	_	5.60	_	ns
B25	$\frac{\text{CLKOUT rising edge to }\overline{\text{OE}},}{\text{WE}(0:3)/\text{BS}_\text{B}[0:3]} \text{ asserted (MAX = } 0.00 \text{ x B1} + 9.00)}$		9.00		9.00		9.00		9.00	ns
B26	CLKOUT rising edge to $\overline{OE}$ negated (MAX = 0.00 x B1 + 9.00)	2.00	9.00	2.00	9.00	2.00	9.00	2.00	9.00	ns
B27	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 10, TRLX = 1 (MIN = 1.25 x B1 - 2.00)	35.90		29.30		23.00		16.90		ns
B27a	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 11, TRLX = 1 (MIN = 1.50 x B1 - 2.00)	43.50	_	35.50	_	28.00	_	20.70		ns
B28	CLKOUT rising edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access CSNT = 0 (MAX = 0.00 x B1 + 9.00)	—	9.00	—	9.00	—	9.00	—	9.00	ns
B28a	CLKOUT falling edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access TRLX = 0,1 CSNT = 1, EBDF = 0 (MAX = 0.25 x B1 + 6.80)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B28b	CLKOUT falling edge to $\overline{CS}$ negated GPCM write access TRLX = 0,1 CSNT = 1 ACS = 10 or ACS = 11, EBDF = 0 (MAX = 0.25 x B1 + 6.80)	_	14.30	_	13.00	_	11.80	_	10.50	ns
B28c	CLKOUT falling edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access TRLX = 0,1 CSNT = 1 write access TRLX = 0,1 CSNT = 1, EBDF = 1 (MAX = 0.375 x B1 + 6.6)	10.90	18.00	10.90	18.00	7.00	14.30	5.20	12.30	ns
B28d	CLKOUT falling edge to $\overline{CS}$ negated GPCM write access TRLX = 0,1 CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1 (MAX = 0.375 x B1 + 6.6)	_	18.00	_	18.00	_	14.30	_	12.30	ns
B29	WE(0:3)/BS_B[0:3] negated to D(0:31), DP(0:3) High-Z GPCM write access, CSNT = 0, EBDF = 0 (MIN = 0.25 x B1 - 2.00)	5.60	_	4.30	_	3.00		1.80		ns
B29a	$\overline{\text{WE}}(0:3)/\text{BS}_\text{B}[0:3]$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, EBDF = 0 (MIN = 0.50 x B1 - 2.00)	13.20	_	10.50		8.00		5.60		ns

### Table 9. Bus Operation Timings (continued)

		33 MHz 40 MHz			50 MHz 66 MHz			ИНz		
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B29b	CS negated to D(0:31), DP(0:3), High Z GPCM           write access, ACS = 00, TRLX = 0,1 & CSNT =           0 (MIN = 0.25 x B1 - 2.00)	5.60		4.30	_	3.00		1.80	_	ns
B29c	$\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, ACS = 10, or ACS = 11 EBDF = 0 (MIN = 0.50 x B1 - 2.00)	13.20	_	10.50		8.00		5.60		ns
B29d	$\overline{WE}$ (0:3)/BS_B[0:3] negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 0 (MIN = 1.50 x B1 - 2.00)	43.50	_	35.50	_	28.00	_	20.70	_	ns
B29e	$\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10, or ACS = 11 EBDF = 0 (MIN = 1.50 x B1 - 2.00)	43.50	_	35.50	_	28.00		20.70	_	ns
B29f	WE(0:3/BS_B[0:3]) negated to D(0:31), DP(0:3) High Z GPCM write access, TRLX = 0, CSNT = 1, EBDF = 1 (MIN = 0.375 x B1 - 6.30)	5.00	_	3.00		1.10	_	0.00		ns
B29g	$\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1 ACS = 10 or ACS = 11, EBDF = 1 (MIN = 0.375 x B1 - 6.30)	5.00	_	3.00	_	1.10		0.00	_	ns
B29h	WE(0:3)/BS_B[0:3] negated to D(0:31), DP(0:3) High Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 1 (MIN = 0.375 x B1 - 3.30)	38.40		31.10		24.20		17.50		ns
B29i	$\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 (MIN = 0.375 x B1 - 3.30)	38.40	_	31.10	_	24.20	_	17.50	_	ns
B30	$\overline{\text{CS}}$ , $\overline{\text{WE}}(0:3)/\text{BS}_\text{B}[0:3]$ negated to A(0:31), BADDR(28:30) Invalid GPCM write access <sup>8</sup> (MIN = 0.25 x B1 - 2.00)	5.60	_	4.30		3.00		1.80		ns
B30a	$\label{eq:weighted} \hline \hline WE(0:3)/BS_B[0:3] \mbox{ negated to } A(0:31), \\ BADDR(28:30) \mbox{ Invalid } GPCM, \mbox{ write access}, \\ TRLX = 0, \mbox{ CSNT = 1, } \overline{CS} \mbox{ negated to } A(0:31) \\ \mbox{ invalid } GPCM \mbox{ write access } TRLX = 0, \mbox{ CSNT } \\ = 1 \mbox{ ACS = 10, } or \mbox{ ACS == 11, } EBDF = 0 \mbox{ (MIN = } \\ 0.50 \mbox{ x B1 - } 2.00) \\ \hline \hline \hline \hline \end{tabular}$	13.20	_	10.50		8.00		5.60		ns
B30b	$eq:weighted_$	43.50	_	35.50	_	28.00		20.70		ns

Niuma	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
Num		Min	Max	Min	Мах	Min	Max	Min	Max	Unit
B30c	$eq:weighted_$	8.40		6.40		4.50		2.70	_	ns
B30d	$eq:weighted_$	38.67	_	31.38	_	24.50	_	17.83	_	ns
B31	CLKOUT falling edge to $\overline{\text{CS}}$ valid - as requested by control bit CST4 in the corresponding word in the UPM (MAX = 0.00 X B1 + 6.00)	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B31a	CLKOUT falling edge to $\overline{CS}$ valid - as requested by control bit CST1 in the corresponding word in the UPM (MAX = 0.25 x B1 + 6.80)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B31b	CLKOUT rising edge to $\overline{CS}$ valid - as requested by control bit CST2 in the corresponding word in the UPM (MAX = 0.00 x B1 + 8.00)	1.50	8.00	1.50	8.00	1.50	8.00	1.50	8.00	ns
B31c	CLKOUT rising edge to $\overline{CS}$ valid- as requested by control bit CST3 in the corresponding word in the UPM (MAX = 0.25 x B1 + 6.30)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns
B31d	CLKOUT falling edge to $\overline{CS}$ valid, as requested by control bit CST1 in the corresponding word in the UPM EBDF = 1 (MAX = 0.375 x B1 + 6.6)	13.30	18.00	11.30	16.00	9.40	14.10	7.60	12.30	ns
B32	CLKOUT falling edge to $\overline{\text{BS}}$ valid- as requested by control bit BST4 in the corresponding word in the UPM (MAX = 0.00 x B1 + 6.00)	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B32a	CLKOUT falling edge to $\overline{\text{BS}}$ valid - as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 0 (MAX = 0.25 x B1 + 6.80)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B32b	CLKOUT rising edge to $\overline{\text{BS}}$ valid - as requested by control bit BST2 in the corresponding word in the UPM (MAX = 0.00 x B1 + 8.00)	1.50	8.00	1.50	8.00	1.50	8.00	1.50	8.00	ns
B32c	CLKOUT rising edge to $\overline{\text{BS}}$ valid - as requested by control bit BST3 in the corresponding word in the UPM (MAX = 0.25 x B1 + 6.80)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns

### Table 9. Bus Operation Timings (continued)

Num	Characteristic	33	33 MHz 40 MHz		MHz	IHz 50 MHz			66 MHz	
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Мах	Unit
B32d	CLKOUT falling edge to $\overline{\text{BS}}$ valid- as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 1 (MAX = 0.375 x B1 + 6.60)	13.30	18.00	11.30	16.00	9.40	14.10	7.60	12.30	ns
B33	CLKOUT falling edge to $\overline{\text{GPL}}$ valid - as requested by control bit GxT4 in the corresponding word in the UPM (MAX = 0.00 x B1 + 6.00)	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B33a	CLKOUT rising edge to $\overline{\text{GPL}}$ Valid - as requested by control bit GxT3 in the corresponding word in the UPM (MAX = 0.25 x B1 + 6.80)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B34	A(0:31), BADDR(28:30), and D(0:31) to $\overline{CS}$ valid - as requested by control bit CST4 in the corresponding word in the UPM (MIN = 0.25 x B1 - 2.00)	5.60	_	4.30	_	3.00	_	1.80	_	ns
B34a	A(0:31), BADDR(28:30), and D(0:31) to $\overline{CS}$ valid - as requested by control bit CST1 in the corresponding word in the UPM (MIN = 0.50 x B1 - 2.00)	13.20	_	10.50	_	8.00	_	5.60	_	ns
B34b	A(0:31), BADDR(28:30), and D(0:31) to $\overline{CS}$ valid - as requested by CST2 in the corresponding word in UPM (MIN = 0.75 x B1 - 2.00)	20.70	_	16.70		13.00		9.40	_	ns
B35	A(0:31), BADDR(28:30) to $\overline{\text{CS}}$ valid - as requested by control bit BST4 in the corresponding word in the UPM (MIN = 0.25 x B1 - 2.00)	5.60	_	4.30	_	3.00	_	1.80	_	ns
B35a	A(0:31), BADDR(28:30), and D(0:31) to $\overline{BS}$ valid - As Requested by BST1 in the corresponding word in the UPM (MIN = 0.50 x B1 - 2.00)	13.20	_	10.50	_	8.00	_	5.60	_	ns
B35b	A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{BS}}$ valid - as requested by control bit BST2 in the corresponding word in the UPM (MIN = 0.75 x B1 - 2.00)	20.70	_	16.70	_	13.00	_	9.40	_	ns
B36	A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{GPL}}$ valid as requested by control bit GxT4 in the corresponding word in the UPM (MIN = 0.25 x B1 - 2.00)	5.60	_	4.30		3.00		1.80	_	ns
B37	UPWAIT valid to CLKOUT falling edge <sup>9</sup> (MIN = 0.00 x B1 + 6.00)	6.00	—	6.00	—	6.00	—	6.00		ns
B38	CLKOUT falling edge to UPWAIT valid <sup>9</sup> (MIN = 0.00 x B1 + 1.00)	1.00		1.00		1.00		1.00		ns

1

Num	Characteristic	33	33 MHz 40		MHz	50 MHz		66 MHz		Unit
Num		Min	Max	Min	Max	Min	Max	Min	Max	Onit
B39	$\overline{\text{AS}}$ valid to CLKOUT rising edge <sup>10</sup> (MIN = 0.00 x B1 + 7.00)	7.00		7.00		7.00		7.00		ns
B40	A(0:31), TSIZ(0:1), RD/ $\overline{WR}$ , $\overline{BURST}$ , valid to CLKOUT rising edge (MIN = 0.00 x B1 + 7.00)	7.00	_	7.00	—	7.00	_	7.00	_	ns
B41	$\overline{\text{TS}}$ valid to CLKOUT rising edge (setup time) (MIN = 0.00 x B1 + 7.00)	7.00	_	7.00	—	7.00	_	7.00	_	ns
B42	CLKOUT rising edge to $\overline{TS}$ valid (hold time) (MIN = 0.00 x B1 + 2.00)	2.00	_	2.00	—	2.00	_	2.00	_	ns
B43	$\overline{\text{AS}}$ negation to memory controller signals negation (MAX = TBD)		TBD	_	TBD	_	TBD	—	TBD	ns

### Table 9. Bus Operation Timings (continued)

If the rate of change of the frequency of EXTAL is slow (that is, it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (that is, it does not stay at an extreme value for a long time), then the maximum allowed jitter on EXTAL can be up to 2%.

<sup>2</sup> For part speeds above 50MHz, use 9.80ns for B11a.

<sup>3</sup> The timing required for BR input is relevant when the MPC852T is selected to work with internal bus arbiter. The timing for BG input is relevant when the MPC852T is selected to work with external bus arbiter.

- <sup>4</sup> For part speeds above 50MHz, use 2ns for B17.
- <sup>5</sup> The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.
- <sup>6</sup> For part speeds above 50MHz, use 2ns for B19.
- <sup>7</sup> The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)
- <sup>8</sup> The timing B30 refers to  $\overline{CS}$  when ACS = 00 and to  $\overline{WE}(0:3)$  when CSNT = 0.
- <sup>9</sup> The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals as described in Figure 18.
- <sup>10</sup> The AS signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified in Figure 21.

Figure 3 is the control timing diagram.




Figure 4 provides the timing for the external clock.




Figure 4. External Clock Timing

Figure 5 provides the timing for the synchronous output signals.






Figure 6 provides the timing for the synchronous active pull-up and open-drain output signals.





Figure 6. Synchronous Active Pull-Up Resistor and Open-Drain Outputs Signals Timing

Figure 7 provides the timing for the synchronous input signals.



### Figure 7. Synchronous Input Signals Timing

Figure 8 provides normal case timing for input data. It also applies to normal read accesses under the control of the UPM in the memory controller.





Figure 8. Input Data Timing in Normal Case

Figure 9 provides the timing for the input data controlled by the UPM for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)



### Figure 9. Input Data Timing When Controlled by UPM in the Memory Controller and DLT3 = 1

Figure 10 through Figure 13 provide the timing for the external bus read that various GPCM factors control.





Figure 10. External Bus Read Timing (GPCM Controlled—ACS = 00)








Figure 12. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 11)