

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











## LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP

**OBSOLETE** 

The MPC940L is a 1:18 low voltage clock distribution chip with 2.5 V or 3.3 V LVCMOS output capabilities. The device features the capability to select either a differential LVPECL or an LVCMOS compatible input. The 18 outputs are 2.5 V or 3.3 V LVCMOS compatible and feature the drive strength to drive 50  $\Omega$  series or parallel terminated transmission lines. With output-to-output skews of 150 ps, the MPC940L is ideal as a clock distribution chip for the most demanding of synchronous systems. The 2.5 V outputs also make the device ideal for supplying clocks for a high performance microprocessor based design. For a similar device at a lower price/performance point, the reader is referred to the MPC9109.

- LVPECL or LVCMOS Clock Input
- 2.5 V LVCMOS Outputs for Pentium II Microprocessor Support
- 150 ps Maximum Output-to-Output Skew
- Maximum Output Frequency of 250 MHz
- · 32-Lead LQFP Packaging, Pb-Free
- · Dual or Single Supply Device:
  - Dual V<sub>CC</sub> Supply Voltage, 3.3 V Core and 2.5 V Output
  - Single 3.3 V V<sub>CC</sub> Supply Voltage for 3.3 V Outputs
  - Single 2.5 V V<sub>CC</sub> Supply Voltage for 2.5 V I/O
- · For drop in replacement use 83940DYLF

With a low output impedance ( $\approx$ 20  $\Omega$ ), in both the HIGH and LOW logic states, the output buffers of the MPC940L are ideal for driving series terminated transmission lines. With a 20  $\Omega$  output impedance the 940L has the capability of driving two series terminated lines from each output. This gives the device an effective fanout of 1:36. If a lower output impedance is desired please see the MPC942 data sheet.

## MPC940L

LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP



AC SUFFIX 32-LEAD LQFP PACKAGE Pb-FREE PACKAGE CASE 873A-04

The differential LVPECL inputs of the MPC940L allow the device to interface directly with a LVPECL fanout buffer like the MC100EP111 to build very wide clock fanout trees or to couple to a high frequency clock source. The LVCMOS input provides a more standard interface for applications requiring only a single clock distribution chip at relatively low frequencies. In addition, the two clock sources can be used to provide for a test clock interface as well as the primary system clock. A logic HIGH on the LVCMOS\_CLK\_SEL pin will select the LVCMOS level clock input. All inputs of the MPC940L have internal pullup/pulldown resistors so they can be left open if unused.

The MPC940L is a single or dual supply device. The device power supply offers a high degree of flexibility. The device can operate with a 3.3 V core and 3.3 V output, a 3.3 V core and 2.5 V outputs as well as a 2.5 V core and 2.5 V outputs. The 32-lead LQFP package was chosen to optimize performance, board space and cost of the device. The 32-lead LQFP has a 7x7 mm body size with a conservative 0.8 mm pin spacing.


Pentium II is a trademark of Intel Corporation.



#### **LOGIC DIAGRAM**



Pinout: 32-Lead LQFP (Top View)



#### **FUNCTION TABLE**

LVCMOS_CLK_SEL	Input
0	PECL_CLK
1	LVCMOS_CLK

#### **POWER SUPPLY VOLTAGES**

Supply Pin	Voltage Level
V <sub>CCI</sub>	2.5 V or 3.3 V ± 5%
V <sub>CCO</sub>	2.5 V or 3.3 V ± 5%

**Table 1. Pin Configurations** 

Pin	I/O	Туре	Function
PECL_CLK	Input	LVPECL	Reference Clock Input
PECL_CLK	input	LVFLOL	neterence Glock Input
LVCMOS_CLK	Input	LVCMOS	Alternative Reference Clock Input
LVCMOS_CLK_SEL	Input	LVCMOS	Selects Clock Source
Q0-Q17	Output	LVCMOS	Clock Outputs
V <sub>CCO</sub>		Supply	Output Positive Power Supply
V <sub>CCI</sub>		Supply	Core Positive Power Supply
GNDO		Supply	Output Negative Power Supply
GNDI		Supply	Core Negative Power Supply



Table 2. Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	-0.3	3.6	V
VI	Input Voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>IN</sub>	Input Current		±20	mA
T <sub>Stor</sub>	Storage Temperature Range	-40	125	°C

<sup>1.</sup> Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

Table 3. DC Characteristics (T<sub>A</sub> =  $0^{\circ}$  to  $70^{\circ}$ C, V<sub>CCI</sub> = 3.3 V  $\pm 5\%$ ; V<sub>CCO</sub> = 3.3 V  $\pm 5\%$ )

Symbol	Characteristic		Min	Тур	Max	Unit	Condition
V <sub>IH</sub>	Input HIGH Voltage	CMOS_CLK	2.4		V <sub>CCI</sub>	V	
V <sub>IL</sub>	Input LOW Voltage	CMOS_CLK			0.8	V	
V <sub>PP</sub>	Peak-to-Peak Input Voltage	PECL_CLK	500		1000	mV	
V <sub>CMR</sub>	Common Mode Range	PECL_CLK	V <sub>CCI</sub> – 1.4		V <sub>CCI</sub> - 0.6	V	
V <sub>OH</sub>	Output HIGH Voltage		2.4			V	I <sub>OH</sub> = -20 mA
V <sub>OL</sub>	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA
I <sub>IN</sub>	Input Current				±200	μΑ	
C <sub>IN</sub>	Input Capacitance			4.0		pF	
C <sub>pd</sub>	Power Dissipation Capacitance			10		pF	per output
Z <sub>OUT</sub>	Output Impedance		18	23	28	Ω	
I <sub>CC</sub>	Maximum Quiescent Supply Cu	ırrent		0.5	1.0	mA	

Table 4. AC Characteristics ( $T_A = 0^{\circ}$  to  $70^{\circ}$ C,  $V_{CCI} = 3.3$  V  $\pm 5\%$ ;  $V_{CCO} = 3.3$  V  $\pm 5\%$ )

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
F <sub>max</sub>	Maximum Input Frequency			250	MHz	
t <sub>PLH</sub>	Propagation Delay PECL_CLK ≤ 150 MHz CMOS_CLK ≤ 150 MHz		2.7 2.5	3.4 3.0	ns	
t <sub>PLH</sub>	Propagation Delay PECL_CLK > 150 MHz CMOS_CLK > 150 MHz		2.9 2.4	3.7 3.2	ns	
t <sub>sk(o)</sub>	Output-to-Output Skew PECL_CLK CMOS_CLK			150 150	ps	
t <sub>sk(pp)</sub>	Part-to-Part Skew PECL_CLK ≤ 150 MHz CMOS_CLK ≤ 150 MHz			1.4 1.2	ns	Note (1)
t <sub>sk(pp)</sub>	Part-to-Part Skew PECL_CLK > 150 MHz CMOS_CLK > 150 MHz			1.7 1.4	ns	Note (1)
t <sub>sk(pp)</sub>	Part-to-Part Skew PECL_CLK CMOS_CLK			850 750	ps	Note (2)
DC	Output Duty Cycle $ \begin{aligned} f_{\text{CLK}} < 134 \text{ MHz} \\ f_{\text{CLK}} \leq 250 \text{ MHz} \end{aligned} $	45 40	50 50	55 60	% %	Input DC = 50% Input DC = 50%
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time	0.3		1.1	ns	0.5 – 2.4 V

<sup>1.</sup> Across temperature and voltage ranges. Includes output skew.

<sup>2.</sup> For specific temperature and voltage. Includes output skew.



Table 5. DC Characteristics (T<sub>A</sub> =  $0^{\circ}$  to  $70^{\circ}$ C, V<sub>CCI</sub> = 3.3 V  $\pm 5\%$ ; V<sub>CCO</sub> = 2.5 V  $\pm 5\%$ )

Symbol	Characteristic		Min	Тур	Max	Unit	Condition
V <sub>IH</sub>	Input HIGH Voltage	CMOS_CLK	2.4		V <sub>CCI</sub>	V	
V <sub>IL</sub>	Input LOW Voltage	CMOS_CLK			0.8	V	
V <sub>PP</sub>	Peak-to-Peak Input Voltage	PECL_CLK	500		1000	mV	
V <sub>CMR</sub>	Common Mode Range	PECL_CLK	V <sub>CCI</sub> – 1.4		V <sub>CCI</sub> – 0.6	V	
V <sub>OH</sub>	Output HIGH Voltage		1.8			V	I <sub>OH</sub> = -12 mA
V <sub>OL</sub>	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 12 mA
I <sub>IN</sub>	Input Current				±200	μΑ	
C <sub>IN</sub>	Input Capacitance			4.0		pF	
C <sub>pd</sub>	Power Dissipation Capacitance			10		pF	per output
Z <sub>OUT</sub>	Output Impedance			23		Ω	
I <sub>CC</sub>	Maximum Quiescent Supply Cu	ırrent		0.5	1.0	mA	

Table 6. AC Characteristics (T<sub>A</sub> =  $0^{\circ}$  to  $70^{\circ}$ C, V<sub>CCI</sub> = 3.3 V  $\pm 5\%$ ; V<sub>CCO</sub> = 2.5 V  $\pm 5\%$ )

Symbol	Cha	racteristic	Min	Тур	Max	Unit	Condition
F <sub>max</sub>	Maximum Input Fred	uency			250	MHz	
t <sub>PLH</sub>	Propagation Delay	PECL_CLK ≤ 150 MHz CMOS_CLK ≤ 150 MHz	2.0 1.7	2.8 2.5	3.5 3.0	ns	
t <sub>PLH</sub>	Propagation Delay	PECL_CLK > 150 MHz CMOS_CLK > 150 MHz	2.0 1.8	2.9 2.5	3.8 3.3	ns	
t <sub>sk(o)</sub>	Output-to-Output Sk	ew PECL_CLK CMOS_CLK			150 150	ps	
t <sub>sk(pp)</sub>	Part-to-Part Skew	PECL_CLK ≤ 150 MHz CMOS_CLK ≤ 150 MHz			1.5 1.3	ns	Note (1)
t <sub>sk(pp)</sub>	Part-to-Part Skew	PECL_CLK > 150 MHz CMOS_CLK > 150 MHz			1.8 1.5	ns	Note (1)
t <sub>sk(pp)</sub>	Part-to-Part Skew	PECL_CLK CMOS_CLK			850 750	ps	Note (2)
DC	Output Duty Cycle	$f_{CLK} < 134 \text{ MHz}$ $f_{CLK} \le 250 \text{ MHz}$	45 40	50 50	55 60	% %	Input DC = 50 Input DC = 50
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Tim	е	0.3		1.2	ns	0.5 – 1.8 V

<sup>1.</sup> Across temperature and voltage ranges. Includes output skew.

<sup>2.</sup> For specific temperature and voltage. Includes output skew.



Table 7. DC Characteristics ( $T_A = 0^{\circ}$  to  $70^{\circ}$ C,  $V_{CCI} = 2.5$  V  $\pm 5\%$ ;  $V_{CCO} = 2.5$  V  $\pm 5\%$ )

Symbol	Characteristic		Min	Тур	Max	Unit	Condition
V <sub>IH</sub>	Input HIGH Voltage	CMOS_CLK	2.0		V <sub>CCI</sub>	V	
V <sub>IL</sub>	Input LOW Voltage	CMOS_CLK			0.8	V	
V <sub>PP</sub>	Peak-to-Peak Input Voltage	PECL_CLK	500		1000	mV	
V <sub>CMR</sub>	Common Mode Range	PECL_CLK	V <sub>CCI</sub> – 1.0		V <sub>CCI</sub> - 0.6	V	
V <sub>OH</sub>	Output HIGH Voltage		1.8			V	I <sub>OH</sub> = -12 mA
V <sub>OL</sub>	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 12 mA
I <sub>IN</sub>	Input Current				±200	μΑ	
C <sub>IN</sub>	Input Capacitance			4.0		pF	
C <sub>pd</sub>	Power Dissipation Capacitance			10		pF	per output
Z <sub>OUT</sub>	Output Impedance		18	23	28	Ω	
I <sub>CC</sub>	Maximum Quiescent Supply Cu	ırrent		0.5	1.0	mA	

Table 8. AC Characteristics (T<sub>A</sub> =  $0^{\circ}$  to  $70^{\circ}$ C, V<sub>CCI</sub> = 2.5 V  $\pm 5\%$ ; V<sub>CCO</sub> = 2.5 V  $\pm 5\%$ )

Symbol	Cha	racteristic	Min	Тур	Max	Unit	Condition
F <sub>max</sub>	Maximum Input Freq	uency			200	MHz	
t <sub>PLH</sub>	Propagation Delay	PECL_CLK ≤ 150 MHz CMOS_CLK ≤ 150 MHz	2.6 2.3	4.0 3.1	5.2 4.0	ns	
t <sub>PLH</sub>	Propagation Delay	PECL_CLK > 150 MHz CMOS_CLK > 150 MHz	2.8 2.3	3.8 3.1	5.0 4.0	ns	
t <sub>sk(o)</sub>	Output-to-Output Ske	ew PECL_CLK CMOS_CLK			200 200	ps	
t <sub>sk(pp)</sub>	Part-to-Part Skew	PECL_CLK ≤ 150 MHz CMOS_CLK ≤ 150 MHz			2.6 1.7	ns	Note (1)
t <sub>sk(pp)</sub>	Part-to-Part Skew	PECL_CLK > 150 MHz CMOS_CLK > 150 MHz			2.2 1.7	ns	Note (1)
t <sub>sk(pp)</sub>	Part-to-Part Skew	PECL_CLK CMOS_CLK			1.2 1.0	ns	Note (2)
DC	Output Duty Cycle	$f_{CLK} < 134 \text{ MHz}$ $f_{CLK} \le 200 \text{ MHz}$	45 40	50 50	55 60	% %	Input DC = 50° Input DC = 50°
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Tim	е	0.3		1.2	ns	0.5 - 1.8 V

<sup>1.</sup> Across temperature and voltage ranges. Includes output skew.

<sup>2.</sup> For specific temperature and voltage. Includes output skew.






Figure 1. LVCMOS\_CLK MPC940L AC Test Reference for  $V_{CC}$  = 3.3 V and  $V_{CC}$  = 2.5 V




Figure 2. PECL\_CLK MPC940L AC Test Reference for  $V_{CC}$  = 3.3 V and  $V_{CC}$  = 2.5 V




Figure 3. Propagation Delay (t<sub>PD</sub>) Test Reference





Figure 4. LVCMOS Propagation Delay (t<sub>PD</sub>)
Test Reference



The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage.

Figure 5. Output Duty Cycle (DC)






Figure 7. Output Transition Time Test Reference



The pin-to-pin skew is defined as the worst case difference in propagation delay between any two similar delay paths within a single device.


Figure 6. Output-to-Output Skew  $T_{SK(O)}$ 




**Figure 8. Input Transition Time Test Reference** 



### **PACKAGE DIMENSIONS**






© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	TO SCALE	
TITLE:	DOCUMENT NO	]: 98ASH70029A	REV: C		
LOW PROFILE QUAD FLAT PA	` '	CASE NUMBER: 873A-04 01 APR 200			
32 LEAD, 0.8 PITCH (7 X	STANDARD: JE	IDEC MS-026 BBA			


CASE 873A-04 ISSUE C 32-LEAD LQFP PACKAGE




### **PACKAGE DIMENSIONS**



DETAIL G





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	TO SCALE
TITLE:	DOCUMENT NO	1: 98ASH70029A	REV: C	
	LOW PROFILE QUAD FLAT PACK (LQFP) 32 LEAD, 0.8 PITCH (7 X 7 X 1.4)			01 APR 2005
JZ LLAD, U.O TITCH (7 A	. / / 1,+)	STANDARD: JE	DEC MS-026 BBA	

PAGE 2 OF 3

### CASE 873A-04 ISSUE C 32-LEAD LQFP PACKAGE



#### PACKAGE DIMENSIONS

#### NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5-1994.
- 3. DATUMS A, B, AND D TO BE DETERMINED AT DATUM PLANE H.
- 4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE DATUM C.
- DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM DIMENSION BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THZ LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION: 0.07 MM.
- 6. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS
  0.25 MM PER SIDE. DIMENSIONS ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- A. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- A THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 MM AND 0.25 MM FROM THE LEAD TIP.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:		DOCUMENT NO	]: 98ASH70029A	REV: C
LOW PROFILE QUAD FLAT PA	CASE NUMBER: 873A-04		01 APR 2005	
32 LEAD, 0.8 PITCH (7 X	7 X 1.4)	STANDARD: JE	IDEC MS-026 BBA	

PAGE 3 OF 3

#### CASE 873A-04 ISSUE C 32-LEAD LQFP PACKAGE



# **Ordering Information**

## **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Termperature
MPC940LAC	MPC940LAC	Lead-Free, 32 Lead LQFP	Tray	0°C to 70°C
MPC940LACR2	MPC940LAC	Lead-Free, 32 Lead LQFP	2500 Tape & Reel	0°C to 70°C



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
8		1	NRND – Not Recommend for New Designs.	12/20/12
8		1	Product Discontinuation Notice - PDN CQ-15-02.	5/6/15
9		1	Obsolete per Product Discontinuation Notice - PDN CQ-15-02.	10/4/16





## Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA

www.IDT.com

#### Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com/go/sales **Tech Support** 

www.IDT.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc.. All rights reserved.