imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



3.3V/2.5V 1:15 PECL/LVCMOS Clock Fanout Buffer

The MPC9449 is a 3.3V or 2.5V compatible, 1:15 clock fanout buffer targeted for high performance clock tree applications. With output frequencies up to 200 MHz and output skews less than 200 ps the device meets the needs of the most demanding clock applications.

Features

- 15 LVCMOS compatible clock outputs
- Two selectable LVCMOS and one differential LVPECL compatible clock inputs
- Selectable output frequency divider (divide-by-one and divide-by-two)
- Maximum clock frequency of 200 MHz
- Maximum clock skew of 200 ps
- High-impedance output control
- 3.3V or 2.5V power supply
- Drives up to 30 series terminated clock lines
- Ambient temperature range -40°C to +85°C
- 52 lead LQFP packaging
- Supports clock distribution in networking, telecommunication and computing applications
- Pin and function compatible to MPC949

Functional Description

The MPC9449 is specifically designed to distribute LVCMOS compatible clock signals up to a frequency of 200 MHz. The device has 15 identical outputs, organized in 4 output banks. Each output bank provides a retimed or frequency divided copy of the input signal with a near zero skew. The output buffer supports driving of 50Ω terminated transmission lines on the incident edge: each output is capable of driving either one parallel terminated or two series terminated transmission lines.

Two selectable LVCMOS compatible clock inputs are available. This feature supports redundant differential clock sources. In addition, the MPC9449 accepts one differential PECL clock signal. The DSELx pins choose between division of the input reference frequency by one or two. The frequency divider can be set individually for each of the four output banks. Applying the OE control will force the outputs into high-impedance mode.

All inputs have an internal pull-up or pull-down resistor preventing unused and open inputs from floating. The device supports a 2.5V or 3.3V power supply and an ambient temperature range of -40°C to +85°C. The MPC9449 is pin and function compatible but performance-enhanced to the MPC949. The device is packaged in a 52-lead LQFP package.



MPC9449








Figure 1. MPC9449 Logic Diagram

Figure 2. MPC9449 52-Lead Package Pinout (Top View)

Table 1: FUNCTION TABLE

| Control | Default | 0 | 1 |
|-------------------------------|------------|--|-----------------------------------|
| PCLK_SEL | 0 | LVCMOS clock input selected (CCLK0 or CCLK1) | PCLK differential input selected |
| CCLK_SEL | 0 | CCLK0 selected | CCLK1 selected |
| DSELA, DSELB, DSELC, DSELD | 0 0 0 0 | ÷1 | ÷2 |
| MR/OE | 1 | Outputs enabled | Outputs disabled (high impedance) |

Table 2: PIN CONFIGURATION

| Pin | I/O | Туре | Function |
|----------------------------|--------|--------|---|
| PCLK, PCLK | Input | LVPECL | Differential LVPECL clock input |
| CCLK0, CCLK1 | Input | LVCMOS | LVCMOS clock inputs |
| PCLK_SEL | Input | LVCMOS | LVPECL clock input select |
| CCLK_SEL | Input | LVCMOS | LVCMOS clock input select |
| DSELA, DSELB, DSELC, DSELD | Input | LVCMOS | Clock divider selection |
| MR/OE | Input | LVCMOS | Output enable/disable (high-impedance tristate) |
| QA0-1, QB0-2, QC0-3, QD0-5 | Output | LVCMOS | Clock outputs |
| GND | Supply | Ground | Negative power supply (GND) |
| VCC | Supply | VCC | Positive power supply for I/O and core. All VCC pins must be connected to the positive power supply for correct operation |

Table 3: GENERAL SPECIFICATIONS

| Symbol | Characteristics | Min | Тур | Max | Unit | Condition |
|-----------------|-----------------------------------|------|---------------------|-----|------|------------|
| V _{TT} | Output Termination Voltage | | V _{CC} ÷ 2 | | V | |
| MM | ESD Protection (Machine Model) | 200 | | | V | |
| HBM | ESD Protection (Human Body Model) | 2000 | | | V | |
| LU | Latch–Up Immunity | 200 | | | mA | |
| CPD | Power Dissipation Capacitance | | 12 | | pF | Per output |
| C _{IN} | Input Capacitance | | 4.0 | | pF | Inputs |

Table 4: ABSOLUTE MAXIMUM RATINGS^a

| Symbol | Characteristics | Min | Мах | Unit | Condition |
|-----------------|---------------------|------|----------------------|------|-----------|
| VCC | Supply Voltage | -0.3 | 3.8 | V | |
| V _{IN} | DC Input Voltage | -0.3 | V _{CC} +0.3 | V | |
| VOUT | DC Output Voltage | -0.3 | V _{CC} +0.3 | V | |
| I _{IN} | DC Input Current | | ±20 | mA | |
| IOUT | DC Output Current | | ±50 | mA | |
| TS | Storage Temperature | -65 | 125 | °C | |

a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

| Symbol | Characteristics | Min | Тур | Max | Unit | Condition |
|--------------------|---------------------------------------|-----|---------|-----------------------|--------|--|
| VIH | Input high voltage | 2.0 | | V _{CC} + 0.3 | V | LVCMOS |
| VIL | Input low voltage | | | 0.8 | V | LVCMOS |
| VOH | Output High Voltage | 2.4 | | | V | I _{OH} =-24 mA ^a |
| V _{PP} | Peak-to-peak input voltage PCLK, PCLK | 250 | | | mV | LVPECL |
| V _{CMR} b | Common Mode Range PCLK, PCLK | 1.0 | | V _{CC} -0.6 | V | LVPECL |
| V _{OL} | Output Low Voltage | | | 0.55 0.30 | V V | I _{OL} = 24 mA I _{OL} = 12 mA |
| ZOUT | Output impedance | | 14 - 17 | | Ω | |
| IIN | Input Current | | | ±200 | μA | V _{IN} =V _{CC} or GND |
| ICCQ | Maximum Quiescent Supply Current | | | 10 | mA | All V _{CC} Pins |

Table 5: DC CHARACTERISTICS (V_{CC} = $3.3V \pm 5\%$, T_A = -40° C to 85° C)

a The MPC9449 is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50Ω series terminated transmission lines.

b V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (DC) specification.

| Symbol | Characteristics | Min | Тур | Max | Unit | Condition |
|---------------------------------|---|------------|------------|-------------------------------|----------------------------|-------------------------|
| VPP | Peak-to-peak input voltage PCLK, PCLK | 400 | | 1000 | mV | LVPECL |
| V _{CMR} c | Common Mode Range PCLK, PCLK | 1.0 | | V _{CC} -0.6 | V | LVPECL |
| fmax | Output frequency | 0 | | 200 | MHz | |
| fref | Input Frequency | 0 | | 200 | MHz | |
| ^t P, REF | Reference Input Pulse Width | 1.5 | | | ns | |
| t _r , t _f | CCLK0, CCLK1 Input Rise/Fall Time | | | 1.0 | ns | 0.8 to 2.0V |
| ^t sk(O) | Output-to-output Skew Qa outputs Qb outputs Qc outputs Qd outputs same frequency All outputs different frequencies All outputs | | | 50 50 100 200 300 | ps ps ps ps ps | |
| ^t sk(PP) | Device-to-device Skew | | 2.5 | | ns | |
| ^t sk(P) | Output Pulse Skew | | | 250 | ps | DC _{REF} = 50% |
| ^t PLH, HL | Propagation delay CCLK0 or CCLK1 to any Q PCLK to any Q | 1.0 1.0 | 3.0 3.0 | 5.0 5.0 | ns ns | |
| ^t PLZ, HZ | Output Disable Time OE to any Q | | | 11 | ns | |
| ^t PZL, LZ | Output Enable Time OE to any Q | | | 11 | ns | |
| t _r , t _f | Output Rise/Fall Time ^c | 0.1 | | 1.0 | ns | 0.55 to 2.4V |
| ^t JIT(CC) | Cycle-to-cycle jitter RMS (1 σ) | | TBD | | ps | |

Table 6: AC CHARACTERISTICS (V_{CC} = $3.3V \pm 5\%, \, T_{A} = -40^{\circ}C \mbox{ to } 85^{\circ}C)^a$

a AC characteristics apply for parallel output termination of 50Ω to V_{TT}.

b V_{CMR} (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (AC) specification. Violation of V_{CMR} or V_{PP} impacts propagation delay.

c An input rise/fall time greater than that specified may be used, but AC characteristics are not guaranteed under such a condition.

Table 7: DC CHARACTERISTICS $(V_{CC}$ = 2.5V \pm 5%, TA = -40°C to 85°C)

| Symbol | Characteristics | | Min | Тур | Max | Unit | Condition |
|-------------------|--------------------------------|------------|------|---------|-----------------------|------|--------------------------------------|
| VIH | Input high voltage | | 1.7 | | V _{CC} + 0.3 | V | LVCMOS |
| VIL | Input low voltage | | -0.3 | | 0.7 | V | LVCMOS |
| VPP | Peak-to-peak input voltage | PCLK, PCLK | 250 | | | mV | LVPECL |
| VCMR ^a | Common Mode Range | PCLK, PCLK | 1.0 | | V _{CC} -0.6 | V | LVPECL |
| VOH | Output High Voltage | | 1.8 | | | V | I _{OH} =-15 mA ^b |
| VOL | Output Low Voltage | | | | 0.6 | V | I _{OL} = 15 mA |
| ZOUT | Output impedance | | | 17 - 20 | | Ω | |
| IIN | Input Current ^C | | | | ±200 | μA | VIN=VCC or GND |
| ICC | Maximum Quiescent Supply Curre | nt | | | 10 | mA | All V _{CC} Pins |

 V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (DC) specification.

b The MPC9449 is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of V_{TT}.

c Inputs have pull-down or pull-up resistors affecting the input current.

Table 8: AC CHARACTERISTICS (V_{CC} = 2.5V \pm 5%, TA = -40°C to 85°C)a

| Symbol | Characteristics | Min | Тур | Max | Unit | Condition |
|---------------------------------|---|------------|------------|-------------------------------|----------------------------|-------------------------|
| VPP | Peak-to-peak input voltage PCLK, PCLK | 400 | | 1000 | mV | LVPECL |
| VCMRb | Common Mode Range PCLK, PCLK | 1.2 | | V _{CC} -0.6 | V | LVPECL |
| fmax | Output frequency | 0 | | 200 | MHz | |
| fref | Input Frequency | 0 | | 200 | MHz | |
| ^t P, REF | Reference Input Pulse Width | 1.5 | | | ns | |
| tr, tf | CCLK Input Rise/Fall Time | | | 1.0 | ns | 0.7 to 1.7V |
| ^t sk(O) | Output-to-output Skew Qa outputs Qb outputs Qc outputs Qd outputs Qd outputs same frequency All outputs different frequencies All outputs | | | 50 50 100 200 300 | ps ps ps ps ps | |
| ^t sk(PP) | Device-to-device Skew | | 5.0 | | ns | |
| ^t SK(P) | Output Pulse Skew | | | 350 | ps | DC _{REF} = 50% |
| ^t PLH, HL | Propagation delay CCLK0 or CCLK1 to any Q PCLK to any Q | 1.0 1.0 | 3.5 3.5 | 7.0 7.0 | ns ns | |
| ^t PLZ, HZ | Output Disable Time OE to any Q | | | 11 | ns | |
| ^t PZL, LZ | Output Enable Time OE to any Q | | | 11 | ns | |
| t _r , t _f | Output Rise/Fall Time ^c | 0.1 | _ | 1.0 | ns | 0.6 to 1.8V |
| ^t JIT(CC) | Cycle-to-cycle jitter RMS (1 σ) | | TBD | | ps | |

a AC characteristics apply for parallel output termination of 50Ω to V_{TT}.

b V_{CMR} (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (AC) specification. Violation of V_{CMR} or V_{PP} impacts propagation delay.

c An input rise/fall time greater than that specified may be used, but AC characteristics are not guaranteed under such a condition.

APPLICATIONS INFORMATION

Driving Transmission Lines

The MPC9449 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20Ω the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Motorola application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 Ω resistance to V_{CC}+2.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9449 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 3. "Single versus Dual Transmission Lines" illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9449 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 3. Single versus Dual Transmission Lines

The waveform plots in Figure 4. "Single versus Dual Line Termination Waveforms" show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9449 output buffer is more than sufficient to drive 50Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9449. The output waveform in Figure 4. "Single versus Dual Line Termination Waveforms" shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36Ω series resistor plus the output

impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$\begin{array}{l} \mathsf{V}_{\mathsf{L}} \ = \ \mathsf{V}_{\mathsf{S}} \ (\ \mathsf{Z}_0 \div (\mathsf{R}_{\mathsf{S}} + \mathsf{R}_0 + \mathsf{Z}_0)) \\ \mathsf{Z}_0 \ = \ 50\Omega \ || \ 50\Omega \\ \mathsf{R}_{\mathsf{S}} \ = \ 36\Omega \ || \ 36\Omega \\ \mathsf{R}_0 \ = \ 14\Omega \\ \mathsf{V}_{\mathsf{L}} \ = \ 3.0 \ (\ 25 \div (18 + 17 + 25) \\ = \ 1.31\mathsf{V} \end{array}$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.6V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).

1. Final skew data pending specification.





Figure 4. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 5. "Optimized Dual Line Termination" should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.








Figure 6. CCLK MPC9449 AC test reference for V_{CC} = 3.3V and V_{CC} = 2.5V





Figure 7. PCLK MPC9449 AC test reference



The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 8. Output-to-output Skew tSK(O)




Figure 10. Propagation delay (tpp) test reference




Figure 12. Output Transition Time Test Reference






Figure 9. Propagation delay (tpD) test reference










The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs



OUTLINE DIMENSIONS



NOTES

NOTES

MPC9449

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2002.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T. Hong Kong. 852–26668334

Technical Information Center: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors/

