

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Order Number: MPC9653/D Rev 3, 02/2003

# 3.3V 1:8 LVCMOS PLL Clock Generator

The MPC9653 is a 3.3V compatible, 1:8 PLL based clock generator and zero-delay buffer targeted for high performance low-skew clock distribution in mid-range to high-performance telecom, networking and computing applications. With output frequencies up to 125 MHz and output skews less than 150 ps the device meets the needs of the most demanding clock applications.

#### **Features**

- 1:8 PLL based low-voltage clock generator
- Supports zero-delay operation
- 3.3V power supply
- Generates clock signals up to 125 MHz
- · Maximum output skew of 150 ps
- Differential LVPECL reference clock input
- External PLL feedback
- Drives up to 16 clock lines
- 32 lead LQFP packaging
- Ambient temperature range 0°C to +70°C
- Pin and function compatible to the MPC953

**Functional Description** 

The MPC9653 utilizes PLL technology to frequency lock its outputs onto an input reference clock. Normal operation of the MPC9653 requires the connection of the QFB output to the feedback input to close the PLL feedback path (external feedback). With the PLL locked, the output frequency is equal to the reference frequency of the device and VCO\_SEL selects the operating frequency range of 25 to 62.5 MHz or 50 to 125 MHz. The two available post-PLL dividers selected by VCO\_SEL (divide-by-4 or divide-by-8) and the reference clock frequency determine the VCO frequency. Both must be selected to match the VCO frequency range. The internal VCO of the MPC9653 is running at either 4x or 8x of the reference clock frequency.

## **MPC9653**

LOW VOLTAGE
3.3V LVCMOS 1:8
PLL CLOCK GENERATOR



FA SUFFIX 32 LEAD LQFP PACKAGE CASE 873A

The MPC9653 has a differential LVPECL reference input along with an external feedback input. The device is ideal for use as a zero delay, low skew fanout buffer. The device performance has been tuned and optimized for zero delay performance.

The PLL\_EN and BYPASS controls select the PLL bypass configuration for test and diagnosis. In this configuration, the selected input reference clock is bypassing the PLL and routed either to the output dividers or directly to the outputs. The PLL bypass configurations are fully static and the minimum clock frequency specification and all other PLL characteristics do not apply. The outputs can be disabled (high-impedance) and the device reset by asserting the MR/OE pin. Asserting MR/OE also causes the PLL to loose lock due to missing feedback signal presence at FB\_IN. Deasserting MR/OE will enable the outputs and close the phase locked loop, enabling the PLL to recover to normal operation.

The MPC9653 is fully 3.3V compatible and requires no external loop filter components. The inputs (except PCLK) accept LVCMOS except signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50  $\Omega$  transmission lines. For series terminated transmission lines, each of the MPC9653 outputs can drive one or two traces giving the devices an effective fanout of 1:16. The device is packaged in a 7x7 mm<sup>2</sup> 32-lead LQFP package.






Figure 1. MPC9653 Logic Diagram




Figure 2. MPC9653 32-Lead Package Pinout (Top View)

#### **Table 1: PIN CONFIGURATION**

Pin	I/O	Туре	Function
PCLK, PCLK	Input	LVPECL	PECL reference clock signal
FB_IN	Input	LVCMOS	PLL feedback signal input, connect to QFB
VCO_SEL	Input	LVCMOS	Operating frequency range select
BYPASS	Input	LVCMOS	PLL and output divider bypass select
PLL_EN	Input	LVCMOS	PLL enable/disable
MR/OE	Input	LVCMOS	Output enable/disable (high-impedance tristate) and device reset
Q0-7	Output	LVCMOS	Clock outputs
QFB	Output	LVCMOS	Clock output for PLL feedback, connect to FB_IN
GND	Supply	Ground	Negative power supply (GND)
VCC_PLL	Supply	VCC	PLL positive power supply (analog power supply). It is recommended to use an external RC filter for the analog power supply pin V <sub>CC_PLL</sub> . Please see applications section for details.
VCC	Supply	VCC	Positive power supply for I/O and core. All VCC pins must be connected to the positive power supply for correct operation

#### **Table 2: FUNCTION TABLE**

		· ···	
Control	Default	0	1
PLL_EN	1	Test mode with PLL bypassed. The reference clock (PCLK) is substituted for the internal VCO output. MPC9653 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable.	Selects the VCO output <sup>a</sup>
BYPASS	1	Test mode with PLL and output dividers bypassed. The reference clock (PCLK) is directly routed to the outputs. MPC9653 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable.	Selects the output dividers.
VCO_SEL	1	VCO $\div$ 1 (High frequency range). f <sub>REF</sub> = f <sub>Q0-7</sub> = 4 $\cdot$ f <sub>VCO</sub>	VCO $\div$ 2 (Low output range). fREF = fQ0-7 = 8 $\cdot$ fVCO
MR/OE	0	Outputs enabled (active)	Outputs disabled (high-impedance state) and reset of the device. During reset the PLL feedback loop is open. The VCO is tied to its lowest frequency. The length of the reset pulse should be greater than one reference clock cycle (PCLK).

a. PLL operation requires BYPASS=1 and PLL\_EN=1.

#### **Table 3: GENERAL SPECIFICATIONS**

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V <sub>TT</sub>	Output Termination Voltage		V <sub>CC</sub> ÷ 2		V	
MM	ESD Protection (Machine Model)	200			V	
HBM	ESD Protection (Human Body Model)	2000			V	
LU	Latch-Up Immunity	200			mA	
C <sub>PD</sub>	Power Dissipation Capacitance		10		pF	Per output
CIN	Input Capacitance		4.0		pF	Inputs

#### Table 4: ABSOLUTE MAXIMUM RATINGSa

Symbol	Characteristics	Min	Max	Unit	Condition
VCC	Supply Voltage	-0.3	3.9	V	
V <sub>IN</sub>	DC Input Voltage	-0.3	V <sub>CC</sub> +0.3	V	
Vout	DC Output Voltage	-0.3	V <sub>CC</sub> +0.3	V	
I <sub>IN</sub>	DC Input Current		±20	mA	
lout	DC Output Current		±50	mA	
TS	Storage Temperature	-65	125	°C	

a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions
or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not
implied.

**Table 5: DC CHARACTERISTICS** ( $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ )

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VIH	Input high voltage	2.0		V <sub>CC</sub> + 0.3	V	LVCMOS
V <sub>IL</sub>	Input low voltage			0.8	V	LVCMOS
VPP	Peak-to-peak input voltage (PCLK)	300			mV	LVPECL
V <sub>CMR</sub> <sup>a</sup>	Common Mode Range (PCLK)	1.0		V <sub>CC</sub> -0.6	V	LVPECL
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> =-24 mA <sup>b</sup>
V <sub>OL</sub>	Output Low Voltage			0.55	V	I <sub>OL</sub> = 24 mA
				0.30	V	I <sub>OL</sub> = 12 mA
Z <sub>OUT</sub>	Output impedance		14 - 17		Ω	
I <sub>IN</sub>	Input Current <sup>C</sup>			±200	μΑ	V <sub>IN</sub> =V <sub>CC</sub> or GND
ICC_PLL	Maximum PLL Supply Current		5.0	10	mA	VCC_PLL Pin
lccQ <sup>d</sup>	Maximum Quiescent Supply Current			10	mA	All V <sub>CC</sub> Pins

a V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> range and the input swing lies within the V<sub>PP</sub> (DC) specification.

b The MPC9653 is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two 50Ω series terminated transmission lines. The MPC9653 meets the V<sub>OH</sub> and V<sub>OL</sub> specification of the MPC953 (V<sub>OH</sub> > V<sub>CC</sub>–0.6V at I<sub>OH</sub>=–20mA and V<sub>OL</sub> > 0.6V at I<sub>OL</sub>=20mA).

c Inputs have pull-down or pull-up resistors affecting the input current.

d OE/MR=1 (outputs in high–impedance state).

Table 6: AC CHARACTERISTICS  $(V_{CC} = 3.3V \pm 5\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)^a$ 

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
fREF	Input reference frequency ÷4 feedback <sup>b</sup> PLL mode, external feedback ÷8 feedback <sup>c</sup>	50 25		125 62.5	MHz MHz	PLL locked PLL locked
	Input reference frequency in PLL bypass moded	0		200	MHz	
fvco	VCO lock frequency range <sup>e</sup>	200		500	MHz	
fMAX	Output Frequency ÷4 feedback <sup>b</sup> ÷8 feedback <sup>c</sup>	50 25		125 62.5	MHz MHz	PLL locked PLL locked
VPP	Peak-to-peak input voltage PCLK	450		1000	mV	LVPECL
V <sub>CMR</sub> f	Common Mode Range PCLK	1.2		V <sub>CC</sub> -0.75	V	LVPECL
tpw,min	Input Reference Pulse Width <sup>g</sup>	2			ns	
t(∅)	Propagation Delay (static phase offset) <sup>h</sup> PCLK to FB_IN	<del>-</del> 75		125	ps	PLL locked
tPD	Propagation Delay PLL and <u>divider bypass (BYPASS=0)</u> , PCLK to Q0-7 PLL disable (BYPASS=1 and PLL_EN=0), PCLK to Q0-7	1.2 3.0		3.3 7.0	ns ns	
tsk(O)	Output-to-output Skew <sup>i</sup>			150	ps	
t <sub>sk(PP)</sub>	Device-to-device Skew in PLL and divider bypassj			1.5	ns	BYPASS=0
DC	Output duty cycle	45	50	55	%	PLL locked
t <sub>R</sub> , t <sub>F</sub>	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4V
<sup>†</sup> PLZ, HZ	Output Disable Time			7.0	ns	
<sup>t</sup> PZL, LZ	Output Enable Time			6.0	ns	
tJIT(CC)	Cycle-to-cycle jitter			100	ps	
<sup>t</sup> JIT(PER)	Period Jitter			100	ps	
tJIT(∅)	I/O Phase Jitter <sup>k</sup> RMS (1 σ)			25	ps	
BW	PLL closed loop bandwidth + 4 feedback PLL mode, external feedback + 8 feedback + 8 feedback			0.8 – 4 0.5 – 1.3	MHz MHz	
†LOCK	Maximum PLL Lock Time			10	ms	

- a AC characteristics apply for parallel output termination of  $50\Omega$  to V<sub>TT</sub>.
- b ÷4 PLL feedback (high frequency range) requires VCO\_SEL=0, PLL\_EN=1\_BYPASS=1 and MR/OE=0.
- c  $\div 8$  PLL feedback (low frequency range) requires VCO\_SEL=1, PLL\_EN=1, BYPASS=1 and MR/OE=0.
- d In bypass mode, the MPC9653 divides the input reference clock.
- e The input frequency fREF must match the VCO frequency range divided by the feedback divider ratio FB: fREF = fVCO + FB.
- f  $V_{CMR}$  (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the  $V_{CMR}$  range and the input swing lies within the  $V_{PP}$  (AC) specification. Violation of  $V_{CMR}$  or  $V_{PP}$  impacts static phase offset  $t_{(\emptyset)}$ .
- Calculation of reference duty cycle limits: DC<sub>REF,MIN</sub> = t<sub>PW,MIN</sub> · f<sub>REF</sub> · 100% and DC<sub>REF,MAX</sub> = 100% DC<sub>REF,MIN</sub>. E.g. at f<sub>REF</sub>=100 MHz the input duty cycle range is 20% < DC < 80%.
- h Valid for  $f_{REF}$ =50 MHz and  $F_{B}$ =÷8 (VCO\_SEL=1). For other reference frequencies:  $t_{(\emptyset)}$  [ps] = 50 ps  $\pm$  (1÷(120 ·  $f_{REF}$ )).
- See application section for part-to-part skew calculation in PLL zero-delay mode.
- For a specified temperature and voltage, includes output skew.
- k I/O phase jitter is reference frequency dependent. See application section for details.
- I -3 dB point of PLL transfer characteristics.

#### **APPLICATIONS INFORMATION**

#### **Programming the MPC9653**

The MPC9653 supports output clock frequencies from 25 to 125 MHz. Two different feedback divider configurations can be used to achieve the desired frequency operation range. The feedback divider (VCO\_SEL) should be used to situate the VCO in the frequency lock range between 200 and

500 MHz for stable and optimal operation. Two operating frequency ranges are supported: 25 to 62.5 MHz and 50 to 125 MHz. Table 9 illustrates the configurations supported by the MPC9653. PLL zero-delay is supported if BYPASS=1, PLL\_EN=1 and the input frequency is within the specified PLL reference frequency range.

Table 9: MPC9653 Configurations (QFB connected to FB\_IN)

BYPASS	PLL_EN	VCO_SEL	Operation	Frequency		
				Ratio Output range (fQ0-7)		VCO
0	Х	Х	Test mode: PLL and divider bypass	fQ0-7 = fREF	0-200 MHz	n/a
1	0	0	Test mode: PLL bypass	f <sub>Q0-7</sub> = f <sub>REF</sub> ÷ 4	0-50 MHz	n/a
1	0	1	Test mode: PLL bypass	$f_{Q0-7} = f_{REF} \div 8$	0-25 MHz	n/a
1	1	0	PLL mode (high frequency range)	f <sub>Q0-7</sub> = f <sub>REF</sub>	50 to 125 MHz	f <sub>VCO</sub> = f <sub>REF</sub> · 4
1	1	1	PLL mode (low frequency range)	f <sub>Q0-7</sub> = f <sub>REF</sub>	25 to 62.5 MHz	f <sub>VCO</sub> = f <sub>REF</sub> · 8

#### **Power Supply Filtering**

The MPC9653 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the VCCA PLL power supply impacts the device characteristics, for instance I/O jitter. The MPC9653 provides separate power supplies for the output buffers (VCC) and the phase-locked loop (VCCA PLL) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simple but effective form of isolation is a power supply filter on the VCC PLI pin for the MPC9653. Figure 3. illustrates a typical power supply filter scheme. The MPC9653 frequency and phase stability is most susceptible to noise with spectral content in the 100kHz to 20MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor RF. From the data sheet the ICCA current (the current sourced through the VCC PII pin) is typically 5 mA (10 mA maximum), assuming that a minimum of 2.985V must be maintained on the VCC PLL pin.




Figure 3. VCC PLL Power Supply Filter

The minimum values for RF and the filter capacitor CF are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC filter shown in Figure 3. "VCC\_PLL Power Supply Filter", the filter cut-off frequency is around 4 kHz and the noise attenuation at 100 kHz is better than 42 dB.

As the noise frequency crosses the series resonant point of an individual capacitor its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the MPC9653 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

#### Using the MPC9653 in zero-delay applications

Nested clock trees are typical applications for the MPC9653. Designs using the MPC9653 as LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers. The external feedback option of the MPC9653 clock driver allows for its use as a zero delay buffer. The PLL aligns the feedback clock output edge with the clock input reference edge resulting a near zero delay through the device (the propagation delay through the device is virtually eliminated). The maximum insertion delay of the device in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset, I/O jitter (phase or long-term jitter), feedback path delay and the output-to-output skew error relative to the feedback output.

#### Calculation of part-to-part skew

The MPC9653 zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs of two or more MPC9653 are connected together, the maximum overall timing uncertainty from the common PCLK input to any output is:

$$t_{SK(PP)} = t_{(\emptyset)} + t_{SK(O)} + t_{PD}$$
,  $LINE(FB) + t_{JIT(\emptyset)} \cdot CF$ 

This maximum timing uncertainty consist of 4 components: static phase offset, output skew, feedback board trace delay and I/O (phase) jitter:




Figure 4. MPC9653 max. device-to-device skew

Due to the statistical nature of I/O jitter a RMS value (1  $\sigma$ ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 10.

**Table 10: Confidence Factor CF** 

CF	Probability of clock edge within the distribution
±1σ	0.68268948
± 2σ	0.95449988
± 3σ	0.99730007
± 4σ	0.99993663
± 5σ	0.9999943
± 6σ	0.9999999

The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device. In the following example calculation a I/O jitter confidence factor of 99.7% ( $\pm$  3 $\sigma$ ) is assumed, resulting in a worst case timing uncertainty from input to any output of -197 ps to 297 ps (at 125 MHz reference frequency) relative to PCLK:

$$t_{SK(PP)} = [-17ps...117ps] + [-150ps...150ps] + [(10ps \cdot -3)...(10ps \cdot 3)] + t_{PD}, LINE(FB)$$

$$^{t}SK(PP) = [-197ps...297ps] + tPD, LINE(FB)$$

Due to the frequency dependence of the I/O jitter, Figure 5. "Max. I/O Jitter versus frequency" can be used for a more precise timing performance analysis.




Figure 5. Max. I/O Jitter versus frequency

#### **Driving Transmission Lines**

The MPC9653 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than  $20\Omega$  the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Motorola application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a  $50\Omega$  resistance to  $V_{\rm CC}\div2$ .

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9653 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 6. "Single versus Dual Transmission Lines" illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9653 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 6. Single versus Dual Transmission Lines

The waveform plots in Figure 7. "Single versus Dual Line Termination Waveforms" show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9653 output buffer is more than sufficient to drive  $50\Omega$  transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9653. The output waveform in Figure 7. "Single versus Dual Line Termination Waveforms" shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the  $36\Omega$  series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$\begin{array}{l} V_L = V_S \; (\; Z_0 \div (R_S + R_0 + Z_0)) \\ Z_0 = \; 50\Omega \; || \; 50\Omega \\ R_S = \; 36\Omega \; || \; 36\Omega \\ R_0 = \; 14\Omega \\ V_L = \; 3.0 \; (\; 25 \div (18 + 14 + 25)) \\ = \; 1.31V \end{array}$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.6V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).




Figure 7. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 8. "Optimized Dual Line Termination" should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.




Figure 8. Optimized Dual Line Termination






Figure 9. PCLK MPC9653 AC test reference




The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 10. Output-to-output Skew tSK(O)



The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 12. Output Duty Cycle (DC)



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 14. Cycle-to-cycle Jitter




Figure 16. Output Transition Time Test Reference






Figure 11. Propagation delay (t(PD), static phase offset) test reference



The deviation in  $t_0$  for a controlled edge with respect to a  $t_0$  mean in a random sample of cycles


Figure 13. I/O Jitter



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

Figure 15. Period Jitter

#### **OUTLINE DIMENSIONS**



### **NOTES**

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners.

© Motorola Inc. 2003

**HOW TO REACH US:** 

USA/EUROPE/LOCATIONS NOT LISTED:

**TECHNICAL INFORMATION CENTER:** 

1–800–521–6274 or 480–768–2130

**JAPAN**: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu, Minato–ku, Tokyo 106–8573 Japan 81–3–3440–3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334

HOME PAGE: http://motorola.com/semiconductors

