imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Freescale Semiconductor

Data Sheet

Document Number: MSC7113 Rev. 11, 4/2008

Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC

- StarCore[®] SC1400 DSP extended core with one SC1400 DSP core, 192 Kbyte of internal SRAM M1 memory, 16 way 16 Kbyte instruction cache (ICache), four-entry write buffer, programmable interrupt controller (PIC), and low-power Wait and Stop processing modes.
- 8 Kbyte boot ROM.
- AHB-Lite crossbar switch that allows parallel data transfers between four master ports and six slave ports, where each port connects to an AHB-Lite bus; fixed or round robin priority programmable at each slave port; programmable bus parking at each slave port; low power mode.
- Internal PLL generates up to 266 MHz clock for the SC1400 core and up to 133 MHz for the crossbar switch, DMA channels, M2 memory, and other peripherals.
- Clock synthesis module provides predivision of PLL input clock; independent clocking of the internal timers and DDR module; programmable operation in the SC1400 low power Stop mode; independent shutdown of different regions of the device.
- Enhanced 16-bit wide host interface (HDI16) provides a glueless connection to industry-standard microcomputers, microprocessors, and DSPs and can also operate with an 8-bit host data bus, making if fully compatible with the DSP56300 HI08 from the external host side.
- DDR memory controller that supports byte enables for up to a 32-bit data bus; glueless interface to 133 MHz 14-bit page mode DDR-RAM; 14-bit external address bus supporting up to 1 Gbyte; and 16-bit or 32-bit external data bus.
- Programmable memory interface with independent read buffers, programmable predictive read feature for each buffer, and a write buffer.
- System control unit performs software watchdog timer function; includes programmable bus time-out monitors on AHB-Lite slave buses; includes bus error detection and programmable time-out monitors on AHB-Lite master buses; and has address out-of-range detection on each crossbar switch buses.
- Event port collects and counts important signal events including DMA and interrupt requests and trigger events such as interrupts, breakpoints, DMA transfers, or wake-up events; units operate independently, in sequence, or triggered externally; can be used standalone or with the OCE10.

MSC7113



- Multi-channel DMA controller with 32 time-multiplexed unidirectional channels, priority-based time-multiplexing between channels using 32 internal priority levels, fixed- or round-robin-priority operation, major-minor loop structure, and DONE or DRACK protocol from requesting units.
- Two independent TDM modules with independent receive and transmit, programmable sharing of frame sync and clock, programmable word size (8 or 16-bit), hardware-base A-law/µ-law conversion, up to 50 Mbps data rate per TDM, up to 128 channels, with glueless interface to E1/T1 frames and MVIP, SCAS, and H.110 buses.
- Ethernet controller with support for 10/100 Mbps MII/RMII designed to comply with IEEE Std. 802.3TM, 802.3uTM, 802.3xTM, and 802.3acTM; with internal receive and transmit FIFOs and a FIFO controller; direct access to internal memories via its own DMA controller; full and half duplex operation; programmable maximum frame length; virtual local area network (VLAN) tag and priority support; retransmission of transmit FIFO following collision; CRC generation and verification for inbound and outbound packets; and address recognition including promiscuous, broadcast, individual address. hash/exact match, and multicast hash match.
- UART with full-duplex operation up to 5.0 Mbps.
- Up to 41 general-purpose input/output (GPIO) ports.
- I²C interface that allows booting from EEPROM devices up to 1 Mbyte.
- Two quad timer modules, each with sixteen configurable 16-bit timers.
- fieldBISTTM unit detects and provides visibility into unlikely field failures for systems with high availability to ensure structural integrity, that the device operates at the rated speed, is free from reliability defects, and reports diagnostics for partial or complete device inoperability.
- Standard JTAG interface allows easy integration to system firmware and internal on-chip emulation (OCE10) module.
- Optional booting external host via 8-bit or 16-bit access through the HDI16, I²C, or SPI using in the boot ROM to access serial SPI Flash/EEPROM devices; different clocking options during boot with the PLL on or off using a variety of input frequency ranges.



© Freescale Semiconductor, Inc., 2004, 2008. All rights reserved.



Table of Contents

1	Pin A	ssignments4
	1.1	MAP-BGA Ball Layout Diagrams4
	1.2	Signal List By Ball Location
2	Electr	rical Characteristics
	2.1	Maximum Ratings
	2.2	Recommended Operating Conditions
	2.3	Thermal Characteristics
	2.4	DC Electrical Characteristics
	2.5	AC Timings
3	Hardy	ware Design Considerations41
	3.1	Thermal Design Considerations41
	3.2	Power Supply Design Considerations42
	3.3	Estimated Power Usage Calculations49
	3.4	Reset and Boot
	3.5	DDR Memory System Guidelines
4	Order	ing Information
5	Packa	age Information
6	Produ	act Documentation
7	Revis	ion History

List of Figures

Figure 1.	MSC7113 Block Diagram
Figure 2.	MSC7113 Molded Array Process-Ball Grid Array
	(MAP-BGA), Top View 4
Figure 3.	MSC7113 Molded Array Process-Ball Grid Array
	(MAP-BGA), Bottom View
Figure 4.	Timing Diagram for a Reset Configuration Write 24
Figure 5.	DDR DRAM Input Timing Diagram 24
Figure 6.	DDR DRAM Output Timing Diagram
Figure 7.	DDR DRAM AC Test Load

Figure 8.	TDM Receive Signals
Figure 9.	TDM Transmit Signals
Figure 10.	Ethernet Receive Signal Timing
Figure 11.	Ethernet Receive Signal Timing
Figure 12.	Asynchronous Input Signal Timing
Figure 13.	Serial Management Channel Timing
Figure 14.	Read Timing Diagram, Single Data Strobe
Figure 15.	Read Timing Diagram, Double Data Strobe
Figure 16.	Write Timing Diagram, Single Data Strobe
Figure 17.	Write Timing Diagram, Double Data Strobe
Figure 18.	Host DMA Read Timing Diagram, HPCR[OAD] = 034
Figure 19.	Host DMA Write Timing Diagram, HPCR[OAD] = 035
Figure 20.	I2C Timing Diagram
Figure 21.	UART Input Timing
Figure 22.	UART Output Timing
Figure 23.	EE Pin Timing
Figure 24.	EVNT Pin Timing
Figure 25.	GPI/GPO Pin Timing
Figure 26.	Test Clock Input Timing Diagram
Figure 27.	Boundary Scan (JTAG) Timing Diagram 40
Figure 28.	Test Access Port Timing Diagram 40
Figure 29.	TRST Timing Diagram 40
Figure 30.	Voltage Sequencing Case 1
Figure 31.	Voltage Sequencing Case 2 44
Figure 32.	Voltage Sequencing Case 3 45
Figure 33.	Voltage Sequencing Case 4 46
Figure 34.	Voltage Sequencing Case 5 47
Figure 35.	PLL Power Supply Filter Circuits
Figure 36.	SSTL Termination Techniques 53
Figure 37.	SSTL Power Value





Figure 1. MSC7113 Block Diagram

NP ssignments

1 Pin Assignments

This section includes diagrams of the MSC7113 package ball grid array layouts and pinout allocation tables.

1.1 MAP-BGA Ball Layout Diagrams

Top and bottom views of the MAP-BGA package are shown in Figure 2 and Figure 3 with their ball location index numbers.



Figure 2. MSC7113 Molded Array Process-Ball Grid Array (MAP-BGA), Top View



Pin Assignments



Figure 3. MSC7113 Molded Array Process-Ball Grid Array (MAP-BGA), Bottom View



ssignments

1.2 Signal List By Ball Location

 Table 1 lists the signals sorted by ball number and configuration.

Table 1.	MSC7113	Signals b	oy Ball	Designator

	Signal Names						
Number		S	oftware Controlle	d	Hardware	Controlled	
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
A1			GI	ND			
A2			Gl	ND			
A3			DQ	M1			
A4			DG	NS2			
A5			C	К			
A6			C	ĸ			
A7		GPIC7		GPOC7	HC	015	
A8		GPIC4		GPOC4	HC	012	
A9		GPIC2		GPOC2	HC	010	
A10		rese	rved		Н	D7	
A11		rese	Н	D6			
A12	reserved				Н	D4	
A13		rese	Н	D1			
A14	reserved HD0					D0	
A15	GND						
A16 (1L44X)			Ν	С			
A16 (1M88B)	BM3	GP	ID8	GPOD7	rese	erved	
A17			Ν	С			
A18			Ν	С			
A19			Ν	С			
A20			Ν	С			
B1			V _D	DM			
B2			Ν	С			
B3			C	<u>S0</u>			
B4			DG	M2			
B5			DC	S3			
B6			DC	2S0			
B7			Cł	ΚE			
B8			W	/E			
В9		GPIC6		GPOC6	HC	014	
B10		GPIC3		GPOC3	H	011	
B11		GPIC0		GPOC0	Н	D8	
B12		rese	rved		н	D5	
B13		rese	rved		Н	D2	
B14			N	С			



	Signal Names						
Number		S	oftware Controlle	ed	Hardware	Controlled	
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
B15 (1L44X)			Ν	IC			
B15 (1M88B)	BM2	GP	PID7	GPOD7	rese	erved	
B16			Ν	IC			
B17			Ν	IC			
B18			Ν	IC			
B19			Ν	IC			
B20			Ν	IC			
C1			D	24			
C2			D	30			
C3			D	25			
C4			C	S1			
C5			DC	QM3			
C6			DC	QMO			
C7			DC	QS1			
C8			R	AS			
C9			C	AS			
C10	GPIC5 GPOC5 HD13					013	
C11		GPIC1		GPOC1	Н	D9	
C12		rese	erved		Н	D3	
C13			Ν	IC			
C14			Ν	IC			
C15			Ν	IC			
C16			Ν	IC			
C17			Ν	IC			
C18			Ν	IC			
C19			Ν	IC			
C20			Ν	IC			
D1			V	DDM			
D2			D	28			
D3			D	27			
D4			G	ND			
D5			V	DDM			
D6			V	DDM			
D7			V	DDM			
D8			V	DDM			
D9			V	DDM			
D10			V	DDM			
D11			V	DIO			



lssignments

	Signal Names						
Number		Software Controlled			Hardware	Controlled	
Humber	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
D12			V _D	DIO			
D13			V _D	DIO			
D14			V _D	DIO			
D15			V _D	DIO			
D16			V _D	DIO			
D17			V _D	DC			
D18			N	С			
D19			N	С			
D20			N	С			
E1			GI	ND			
E2			D	26			
E3			D	31			
E4			VD	DM			
E5			VD	DM			
E6			V _D	DC			
E7			V _D	DC			
E8	VDDC						
E9			V	DC			
E10			VD	DM			
E11			V _D	DIO			
E12			V _D	DIO			
E13			V _D	DIO			
E14			V _D	DIO			
E15			V _D	DIO			
E16			V	DC			
E17			V	DC			
E18			N	С			
E19			N	С			
E20			N	С			
F1			VD	DM			
F2			D	15			
F3			D	29			
F4			V	DC			
F5			V	DC			
F6			V				
F7			GI	ND			
F8			GI	ND			
F9	GND						

Table 1. MSC7113 Signals by Ball Designator (continued)



	Signal Names							
Number		S	oftware Controlle	ed	Hardware	Controlled		
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
F10			V	DDM				
F11			V	DDM				
F12			G	ND				
F13			G	ND				
F14			G	ND				
F15			V	DDIO				
F16			Vſ	DDC				
F17			Vſ	DDC				
F18			١	IC				
F19			١	IC				
F20			١	IC				
G1			G	ND				
G2			D	13				
G3			G	ND				
G4			V	DDM				
G5			V	DDM				
G6			G	ND				
G7			G	ND				
G8			G	ND				
G9			G	ND				
G10			G	ND				
G11			G	ND				
G12			G	ND				
G13			G	ND				
G14			G	ND				
G15			V	DIO				
G16			V _E	DIO				
G17			۷ _ſ	DDC				
G18			٩	1C				
G19			٩	1C				
G20			٩	1C				
H1			D	14				
H2			D	12				
H3			D	11				
H4			V	DDM				
H5			V	DDM				
H6			G	ND				
H7			G	ND				



lssignments

	Signal Names						
Number		S	Software Controlle	ed	Hardware	Controlled	
Number	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
H8			G	ND			
H9			G	ND			
H10			G	ND			
H11			G	ND			
H12			G	ND			
H13			G	ND			
H14			G	ND			
H15			VD	DIO			
H16			VD	DIO			
H17			V	DDC			
H18			Ν	IC			
H19		rese	erved		Н	A2	
H20		rese	erved		Н	A1	
J1			D	10			
J2			V	DDM			
J3			Ľ)9			
J4			V	DDM			
J5			V	DDM			
J6			V	DDM			
J7			G	ND			
J8			G	ND			
J9			G	ND			
J10			G	ND			
J11			G	ND			
J12			G	ND			
J13			G	ND			
J14			G	ND			
J15			G	ND			
J16			V _D	DIO			
J17			V	DDC			
J18 (1L44X)		rese	erved		Н	A3	
J18 (1M88B)		GPIC11		GPOC11	н	A3	
J19		rese	erved		HACK/HACK of	or HRRQ/HRRQ	
J20	HDSP		reserved		HREQ/HREQ	or HTRQ/HTRQ	
K1			C	00			
K2			G	ND			
K3			C	08			
K4		V _{DDC}					

Table 1. MSC7113 Signals by Ball Designator (continued)



	Signal Names							
Number	Software Controlled				Hardware	Controlled		
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
K5			V	DDM				
K6			G	ND				
K7			G	ND				
K8			G	ND				
K9			G	ND				
K10			G	ND				
K11			G	ND				
K12			G	ND				
K13			G	ND				
K14			G	ND				
K15			V	DDIO				
K16			V	DDIO				
K17			V	DDC				
K18		rese	erved		H	IA0		
K19		rese	erved		HDDS			
K20		rese	erved		HDS/HDS or HWR/HWR			
L1				D1				
L2			G	ND				
L3				D3				
L4			V	DDC				
L5			V	DDM				
L6			G	ND				
L7			G	ND				
L8			G	ND				
L9			G	ND				
L10			G	ND				
L11			G	ND				
L12			G	ND				
L13			G	ND				
L14			V	DDIO				
L15			V	DDIO				
L16			V	DDIO				
L17			V	DDC				
L18 (1L44X)		rese	erved		HCS	2/HCS2		
L18 (1M88B)		GPIB11		GPOB11	HCS	2/HCS2		
L19		rese	erved	·	HCS	1/HCS1		
L20		rese	erved		HRW or	HRD/HRD		
M1				D2				



lssignments

	Signal Names						
Number	Software Controlled			ed	Hardware	Controlled	
Number	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
M2	VDM						
М3			C	05			
M4			VD	DM			
M5			VD	DM			
M6			GI	ND			
M7			GI	ND			
M8			GI	ND			
M9			GI	ND			
M10			GI	ND			
M11			GI	ND			
M12			GI	ND			
M13			GI	ND			
M14			GI	ND			
M15			GI	ND			
M16			V _D	DDC			
M17			V _D	DDC			
M18	GPIA14 IRQ15 GPOA14 SE				DA		
M19	GP	A12	IRQ3	GPOA12	UTXD		
M20	GP	A13	IRQ2	GPOA13	GPOA13 URXD		
N1			Ľ)4			
N2			C	06			
N3			V _F	REF			
N4			VD	DM			
N5			VD	DM			
N6			VD	DM			
N7			GI	ND			
N8			GI	ND			
N9			GI	ND			
N10			GI	ND			
N11			GI	ND			
N12			GI	ND			
N13			GI	ND			
N14			GI	ND			
N15			VD	DIO			
N16			V	DC			
N17			V	DC			
N18			CL	KIN			
N19	GP	A15	IRQ14	GPOA15	S	CL	

Table 1. MSC7113 Signals by Ball Designator (continued)



	Signal Names							
Number		S	oftware Controll	ed	Hardware	Controlled		
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
N20			Vs	SPLL				
P1				70				
P2			C)17				
P3			C	016				
P4			V	DDM				
P5			V	DDM				
P6			V	DDM				
P7			G	ND				
P8			G	ND				
P9			G	ND				
P10			G	ND				
P11			G	ND				
P12			G	ND				
P13			G	ND				
P14			G	ND				
P15			V	DDIO				
P16			V	DDIO				
P17			V	DDC				
P18			POF	RESET				
P19			TF	SEL				
P20			VD	DPLL				
R1			G	ND				
R2			C	019				
R3			C	018				
R4			V	DDM				
R5			V	DDM				
R6			V	DDM				
R7			G	ND				
R8			V	DDM				
R9			G	ND				
R10			V	DDM				
R11			G	ND				
R12			G	ND				
R13			V	DDIO				
R14			G	ND				
R15			V	DDIO				
R16			V	DDIO				
R17			V	DDC				



ssignments

	Signal Names							
Number	ber Software Controlled				Hardware	Controlled		
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
R18			TI	00				
R19		rese	erved		EE0/D	DBREQ		
R20			TE	ST0				
T1			V	DDM				
T2			D	20				
Т3			D	22				
T4			V	DDM				
T5			V	DDM				
T6			V	DDC				
T7			V	DDM				
Т8			V	DDM				
Т9			V	DDC				
T10			V	DDM				
T11			V	DDM				
T12			V _D	DIO				
T13			V _C	DIO				
T14	V _{DDIO}							
T15	V _{DDIO}							
T16			V	DDC				
T17			V	DDC				
T18		rese	erved		MI	DIO		
T19			TI	MS				
T20			HRE	SET				
U1			G	ND				
U2			D	21				
U3			D	23				
U4			V	DDM				
U5			V	DDC				
U6			V	DDC				
U7			V	DDC				
U8			V	DDC				
U9			V	DDC				
U10			V	DDC				
U11			V	DDC				
U12			V	DDC				
U13			V	DDC				
U14			V	DDC				
U15	V _{DDC}							

Table 1. MSC7113 Signals by Ball Designator (continued)



	Signal Names							
Number		S	oftware Controlle	ed	Hardware	Controlled		
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
U16			V	DDC				
U17			V	DDC				
U18		rese	erved		С	OL		
U19			T	СК				
U20			TF	RST				
V1			V	DDM				
V2			Ν	1C				
V3			A	.13				
V4			A	.11				
V5			A	.10				
V6			ŀ	45				
V7			ŀ	\ 2				
V8			В	A0				
V9			Ν	1C				
V10		rese	erved		EV	NT0		
V11	SWTE	GPIA16	IRQ12	GPOA16	EV	NT4		
V12	GP	ʻIA8	IRQ6	GPOA8	T0 ⁻	тск		
V13	GP	ʻlA4	IRQ1	GPOA4	T1	RFS		
V14	GP	ʻIA0	IRQ11	GPOA0	T1	TD		
V15	GP	IA28	IRQ17	GPOA28	TX_ER	reserved		
V16		GPID6		GPOD6	RXD2	reserved		
V17	GP	IA22	IRQ22	GPOA22	R	KD0		
V18	GP	IA24	IRQ24	GPOA24	TX	_EN		
V19		rese	erved		С	RS		
V20			т	DI				
W1			G	ND				
W2			V	DDM				
W3			A	.12				
W4			ŀ	48				
W5			ŀ	47				
W6			A	46				
W7			A	43				
W8			Ν	IC				
W9	GP	IA17	IRQ13	GPOA17	EVNT1	CLKO		
W10	BM0	GPI	C14	GPOC14	EV	NT2		
W11	GP	IA10	IRQ5	GPOA10	ТО	RFS		
W12	GP	IA7	IRQ7	GPOA7	ТО	TFS		
W13	GP	PIA3	IRQ8	GPOA3	T1RD			



lssignments

	Signal Names						
Number		S	Software Controlled			Controlled	
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
W14	GP	IA1	IRQ10	GPOA1	T11	TFS	
W15		GPID4		GPOD4	TXD2	reserved	
W16	GPI	A27	IRQ18	GPOA27	RXD3	reserved	
W17	GPI	A19	IRQ19	GPOA19	ТХ	D1	
W18	GPI	A23	IRQ23	GPOA23	TXCLK or	REFCLK	
W19	GPI	A26	IRQ26	GPOA26	RX_	_ER	
W20	H8BIT		reserved		M	C	
Y1			VD	DM			
Y2			GI	ND			
Y3			A	\9			
Y4	A1						
Y5			A	10			
Y6			A	4			
Y7			B	A1			
Y8	rese	rved	NMI		reserved		
Y9	BM1	GPI	C15	GPOC15	EVI	NT3	
Y10	GPI	A11	IRQ4	GPOA11	T0F	RCK	
Y11		GPIA9		GPOA9	TO	RD	
Y12		GPIA6		GPOA6	TO	TD	
Y13	GP	IA5	IRQ0	GPOA5	T1F	RCK	
Y14	GP	IA2	IRQ9	GPOA2	T1TCK		
Y15	GPI	A29	IRQ16	GPIA29	TXD3 reserved		
Y16		GPID5		GPOD5	RXCLK	reserved	
Y17	GPI	A20	IRQ20	GPOA20	ТХ	D0	
Y18	GPI	A21	IRQ21	GPOA21	RX	D1	
Y19			GI	ND			
Y20	GPI	A25	IRQ25	GPOA25	RX_DV or	CRS_DV	

Table 1. MSC7113 Signals by Ball Designator (continued)



2 **Electrical Characteristics**

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the *MSC711x Reference Manual*.

2.1 Maximum Ratings

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 2 describes the maximum electrical ratings for the MSC7113.

Rating	Symbol	Value	Unit
Core supply voltage	V _{DDC}	1.5	V
Memory supply voltage	V _{DDM}	4.0	V
PLL supply voltage	V _{DDPLL}	1.5	V
I/O supply voltage	V _{DDIO}	-0.2 to 4.0	V
Input voltage	V _{IN}	(GND – 0.2) to 4.0	V
Reference voltage	V _{REF}	4.0	V
Maximum operating temperature	Т _Ј	105	°C
Minimum operating temperature	T _A	-40	°C
Storage temperature range	T _{STG}	-55 to +150	°C

Table 2. Absolute Maximum Ratings

Notes: 1. Functional operating conditions are given in Table 3.

- 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage.
- 3. Section 3.1, Thermal Design Considerations includes a formula for computing the chip junction temperature (T_J).



rical Characteristics

2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

Rating	Symbol	Value	Unit
Core supply voltage	V _{DDC}	1.14 to 1.26	V
Memory supply voltage	V _{DDM}	2.38 to 2.63	V
PLL supply voltage	V _{DDPLL}	1.14 to 1.26	V
I/O supply voltage	V _{DDIO}	3.14 to 3.47	V
Reference voltage	V _{REF}	1.19 to 1.31	V
Operating temperature range	T _J T _A	maximum: 105 minimum: –40	ů ů

 Table 3. Recommended Operating Conditions

2.3 Thermal Characteristics

 Table 4 describes thermal characteristics of the MSC7113 for the MAP-BGA package.

			MAP-BGA						
	Characteristic		Symbol	Natural Convection	200 ft/min (1 m/s) airflow	Unit			
Junction	n-to-a	mbient ^{1, 2}	R _{θJA}	39	31	°C/W			
Junction	Junction-to-ambient, four-layer board ^{1, 3}			23	20	°C/W			
Junction-to-board ⁴			$R_{ extsf{ heta}JB}$	12		°C/W			
Junctior	Junction-to-case ⁵			7		°C/W			
Junctior	n-to-p	ackage-top ⁶	Ψ_{JT}	2		°C/W			
Notes:	1.	Junction temperature is a function of die size temperature, ambient temperature, air flow, resistance.	e, on-chip power diss power dissipation of	sipation, package the other components c	ermal resistance, mou on the board, and boa	unting site (board) rd thermal			
	2.	Per SEMI G38-87 and JEDEC JESD51-2 wi	th the single layer bo	oard horizontal.					
	3.	Per JEDEC JESD51-6 with the board horizo	ntal.						
	4.	Thermal resistance between the die and the the top surface of the board near the package	printed circuit board je.	per JEDEC JESD 5	1-8. Board temperatu	ire is measured on			
 Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 M 1012 1) 						SPEC-883 Method			
	6.	Thermal characterization parameter indicatir per JEDEC JESD51-2.	 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature difference between package top and tempe						

Table 4.	Thermal	Characteristics	for MAP-BGA	Package
----------	---------	------------------------	-------------	---------

Section 3.1, Thermal Design Considerations explains these characteristics in detail.

2.4 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MSC7113.

Note: The leakage current is measured for nominal voltage values must vary in the same direction (for example, both V_{DDIO} and V_{DDC} vary by +2 percent or both vary by -2 percent).

Characteristic	Symbol	Min	Typical	Мах	Unit
Core and PLL voltage	V _{DDC} V _{DDPLL}	1.14	1.2	1.26	V
DRAM interface I/O voltage ¹	V _{DDM}	2.375	2.5	2.625	V
I/O voltage	V _{DDIO}	3.135	3.3	3.465	V
DRAM interface I/O reference voltage ²	V _{REF}	$0.49 \times V_{DDM}$	1.25	$0.51 imes V_{DDM}$	V
DRAM interface I/O termination voltage ³	VTT	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	V
Input high CLKIN voltage	VIHCLK	2.4	3.0	3.465	V
DRAM interface input high I/O voltage	V _{IHM}	V _{REF} + 0.28	V _{DDM}	V _{DDM} + 0.3	V
DRAM interface input low I/O voltage	V _{ILM}	-0.3	GND	V _{REF} – 0.18	V
Input leakage current, V _{IN} = V _{DDIO}	I _{IN}	-1.0	0.09	1	μA
V _{REF} input leakage current	I _{VREF}	—	—	5	μA
Tri-state (high impedance off state) leakage current, $V_{IN} = V_{DDIO}$	I _{OZ}	-1.0	0.09	1	μA
Signal low input current, $V_{IL} = 0.4 V$	ΙL	-1.0	0.09	1	μA
Signal high input current, V _{IH} = 2.0 V	Ι _Η	-1.0	0.09	1	μA
Output high voltage, $I_{OH} = -2$ mA, except open drain pins	V _{OH}	2.0	3.0	—	V
Output low voltage, I _{OL} = 5 mA	V _{OL}	—	0	0.4	V
Typical power at 266 MHz ⁵	Р	_	293.0	_	mW

Table 5. DC Electrical Characteristics

Notes: 1. The value of V_{DDM} at the MSC7113 device must remain within 50 mV of V_{DDM} at the DRAM device at all times.

V_{REF} must be equal to 50% of V_{DDM} and track V_{DDM} variations as measured at the receiver. Peak-to-peak noise must not exceed ±2% of the DC value.

V_{TT} is not applied directly to the MSC7113 device. It is the level measured at the far end signal termination. It should be equal to V_{REF}. This rail should track variations in the DC level of V_{REF}.

4. Output leakage for the memory interface is measured with all outputs disabled, $0 V \le V_{OUT} \le V_{DDM}$.

5. The core power values were measured using a standard EFR pattern at typical conditions (25°C, 300 MHz, 1.2 V core).

Table 6 lists the DDR DRAM capacitance.

Table 6. DDR DRAM Capacitance

	Parameter/Condition	Symbol	Max	Unit
Input/ou	tput capacitance: DQ, DQS	C _{IO}	30	pF
Delta input/output capacitance: DQ, DQS C _{DIO} 30				pF
Note:	These values were measured under the following conditions: • $V_{DDM} = 2.5 \text{ V} \pm 0.125 \text{ V}$ • f = 1 MHz • $T_A = 25^{\circ}\text{C}$ • $V_{OUT} = V_{DDM}/2$ • V_{OUT} (peak to peak) = 0.2 V			

rical Characteristics

2.5 AC Timings

This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC timings are based on a 30 pF load, except where noted otherwise, and a 50 Ω transmission line. For any additional pF, use the following equations to compute the delay:

- Standard interface: $2.45 + (0.054 \times C_{load})$ ns
- DDR interface: $1.6 + (0.002 \times C_{load})$ ns

2.5.1 Clock and Timing Signals

The following tables describe clock signal characteristics. **Table 6** shows the maximum frequency values for internal (core, reference, and peripherals) and external (CLKO) clocks. You must ensure that maximum frequency values are not exceeded (see for the allowable ranges when using the PLL).

Table	6.	Maximum	Frequencies	

Characteristic	Maximum in MHz			
Characteristic	Mask Set 1L44X	Mask Set 1M88B		
Core clock frequency (CLOCK)	200	266		
External output clock frequency (CLKO)	50	67		
Memory clock frequency (CK, CK)	100	133		
TDM clock frequency (TxRCK, TxTCK)	50	67		

Table 7. Clock Frequencies in MHz

Characteristic	Symbol	Min	Max		
Characteristic	Symbol	MILL	Mask Set 1L44X	Mask Set 1M88B	
CLKIN frequency	F _{CLKIN}	10	100	100	
CLOCK frequency	F _{CORE}	—	200	266	
CK, CK frequency	F _{CK}	—	100	133	
TDMxRCK, TDMxTCK frequency	F _{TDMCK}	_	50	50	
CLKO frequency	F _{СКО}	—	50	67	
AHB/IPBus/APB clock frequency	F _{BCK}	—	100	133	
Note: The rise and fall time of external clocks should be					

Table 8. System Clock Parameters

Characteristic	Min	Мах	Unit
CLKIN frequency	10	100	MHz
CLKIN slope	—	5	ns
CLKIN frequency jitter (peak-to-peak)	—	1000	ps
CLKO frequency jitter (peak-to-peak)	_	150	ps

2.5.2 Configuring Clock Frequencies

This section describes important requirements for configuring clock frequencies in the MSC7113 device when using the PLL block. To configure the device clocking, you must program four fields in the Clock Control Register (CLKCTL):

- PLLDVF field. Specifies the PLL division factor. The output of the divider block is the input to the multiplier block.
- PLLMLTF field. Specifies the PLL multiplication factor. The output from the multiplier block is the VCO.
- RNG field. Selects the available PLL frequency range.
- CKSEL field. Selects the source for the core clock.

There are restrictions on the frequency range permitted at the beginning of the multiplication portion of the PLL that affect the allowable values for the PLLDVF and PLLMLTF fields. The following sections define these restrictions and provide guidelines to configure the device clocking when using the PLL. Refer to the Clock and Power Management chapter in the *MSC711x Reference Manual* for details on the clock programming model.



2.5.2.1 PLL Multiplier Restrictions

There are two restrictions for correct usage of the PLL block:

- The input frequency to the PLL multiplier block (that is, the output of the divider) must be in the range 10.5–19.5 MHz.
- The output frequency of the PLL multiplier must be in the range 300-600 MHz.

When programming the PLL for a desired output frequency using the PLLDVF, PLLMLTF, and RNG fields, you must meet these constraints.

2.5.2.2 Division Factors and Corresponding CLKIN Frequency Range

The value of the PLLDVF field determines the allowable CLKIN frequency range, as shown in Table 9.

PLLDVF Field Value	Divide Factor	CLKIN Frequency Range	Comments		
0x00	1	10.5 to 19.5 MHz	Pre-Division by 1		
0x01	2	21 to 39 MHz	Pre-Division by 2		
0x02	3	31.5 to 58.5 MHz	Pre-Division by 3		
0x03	4	42 to 78 MHz	Pre-Division by 4		
0x04	5	52.5 to 97.5 MHz	Pre-Division by 5		
0x05	6	63 to 100 MHz	Pre-Division by 6		
0x06	7	73.5 to 100 MHz	Pre-Division by 7		
0x07	8	84 to 100 MHz	Pre-Division by 8		
0x08	9	94.5 to 100 MHz	Pre-Division by 9		
Note: The ma	Note: The maximum CLKIN frequency is 100 MHz. Therefore, the PLLDVF value must be in the range from 1–9.				

Table 9. CLKIN Frequency Ranges by Divide Factor Value

2.5.2.3 Multiplication Factor Range

The multiplier block output frequency ranges depend on the divided input clock frequency as shown in Table 10.

Table 10. PLLMLTF Ranges

	Multiplier Block (Loop) Output Range	Minimum PLLMLTF Value	Maximum PLLMLTF Value
	$266 \leq [Divided Input Clock \times (PLLMLTF + 1)] \leq 532 MHz$	266/Divided Input Clock	532/Divided Input Clock
Note:	This table results from the allowed range for F _{Loop} . The minim frequency of the Divided Input Clock.	num and maximum multiplication fa	ctors are dependent on the

2.5.2.4 Allowed Core Clock Frequency Range

The frequency delivered to the core, extended core, and peripherals depends on the value of the CLKCTRL[RNG] bit as shown in **Table 11**.

CLI	KCTRL[RNG] Value	Allowed Range of F _{vco}
	1	$266 \le F_{vco} \le 532 \text{ MHz}$
	0	$133 \le F_{vco} \le 266 \text{ MHz}$
Note:	This table results from the	allowed range for F _{vco} , which is F _{Loop} modified by CLKCTRL[RNG].

This bit along with the CKSEL determines the frequency range of the core clock.

rical Characteristics

CLKCTRL[CKSEL]	CLKCTRL[RNG]	Resulting Division Factor	Allowed Range of Core Clock	Comments		
11	1	1	Reserved	Reserved		
11	0	2	$133 \le core \ clock \le 266 \ MHz$	Limited by range of PLL		
01	1	2	$133 \le core \ clock \le 266 \ MHz$	Limited by range of PLL		
01	0	4	$66.5 \le \text{core clock} \le 133 \text{ MHz}$	Limited by range of PLL		
Note: This table resu	This table results from the allowed range for F _{OUT} , which depends on clock selected via CLKCTRL[CKSEL].					

Table 12. Resulting Ranges Permitted for the Core Clock

2.5.2.5 Core Clock Frequency Range When Using DDR Memory

The core clock can also be limited by the frequency range of the DDR devices in the system. **Table 13** summarizes this restriction.

		U	0	
DDR Type Allowed Frequency Range for DDR CK		Corresponding Range for the Core Clock	Comments	
DDR 200 (PC-1600)	83–100 MHz	$166 \le core \ clock \le 200 \ MHz$	Core limited to 2 × maximum DDR frequency	
DDR 266 (PC-2100)	83–133 MHz	$166 \le core \ clock \le 266 \ MHz$	Core limited to $2 \times maximum DDR$ frequency	
DDR 333 (PC-2600)	83–150 MHz	$166 \le core clock \le 300 \text{ MHz}$	Core limited to $2 \times$ maximum DDR frequency	

Table 13. Core Clock Ranges When Using DDR

2.5.3 Reset Timing

The MSC7113 device has several inputs to the reset logic. All MSC7113 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. **Table 14** describes the reset sources.

Name	Direction	Description
Power-on reset (PORESET)	Input	Initiates the power-on reset flow that resets the MSC7113 and configures various attributes of the MSC7113. On PORESET, the entire MSC7113 device is reset. SPLL and DLL states are reset, HRESET is driven, the SC1400 extended core is reset, and system configuration is sampled. The system is configured only when PORESET is asserted.
External Hard reset (HRESET)	Input/ Output	Initiates the hard reset flow that configures various attributes of the MSC7113. While $\overline{\text{HRESET}}$ is asserted, $\overline{\text{HRESET}}$ is an open-drain output. Upon hard reset, $\overline{\text{HRESET}}$ is driven and the SC1400 extended core is reset.
Software watchdog reset	Internal	When the MSC7113 watchdog count reaches zero, a software watchdog reset is signalled. The enabled software watchdog event then generates an internal hard reset sequence.
Bus monitor reset	Internal	When the MSC7113 bus monitor count reaches zero, a bus monitor hard reset is asserted. The enabled bus monitor event then generates an internal hard reset sequence.
JTAG EXTEST, CLAMP, or HIGHZ command	Internal	When a Test Access Port (TAP) executes an EXTEST, CLAMP, or HIGHZ command, the TAP logic asserts an internal reset signal that generates an internal soft reset sequence.

Table 15 summarizes the reset actions that occur as a result of the different reset sources.



	Po <u>wer-On Re</u> set (PORESET)	H <u>ard Rese</u> t (HRESET)	S <u>oft Rese</u> t (SRESET)	
Reset Action/Reset Source	External only	External or Internal (Software Watchdog or Bus Monitor)	JTAG Command: EXTEST, CLAMP, or HIGHZ	
Configuration pins sampled (refer to Section 2.5.3.1 for details).	Yes	No	No	
PLL and clock synthesis states Reset	Yes	No	No	
HRESET Driven	Yes	Yes	No	
Software watchdog and bus time-out monitor registers	Yes	Yes	Yes	
Clock synthesis modules (STOPCTRL, HLTREQ, and HLTACK) reset	Yes	Yes	Yes	
Extended core reset	Yes	Yes	Yes	
Peripheral modules reset	Yes	Yes	Yes	

Table 15. Reset Actions for Each Reset Source

2.5.3.1 Power-On Reset (PORESET) Pin

Asserting PORESET initiates the power-on reset flow. PORESET must be asserted externally for at least 16 CLKIN cycles after external power to the MSC7113 reaches at least 2/3 V_{DD}.

2.5.3.2 Reset Configuration

The MSC7113 has two mechanisms for writing the reset configuration:

- From a host through the host interface (HDI16)
- From memory through the I²C interface

Five signal levels (see **Chapter 1** for signal description details) are sampled on **PORESET** deassertion to define the boot and operating conditions:

- BM[0–1]
- SWTE
- H8BIT
- HDSP

2.5.3.3 Reset Timing Tables

 Table 16 and Figure 4 describe the reset timing for a reset configuration write.

Table 16. Timing for a Reset Configuration Write

No.	Characteristics	Expression	Unit
1	Required external PORESET duration minimum	16/F _{CLKIN}	clocks
2	Delay from PORESET deassertion to HRESET deassertion	521/F _{CLKIN}	clocks
Note:	Fimings are not tested, but are guaranteed by design.		





Figure 4. Timing Diagram for a Reset Configuration Write

2.5.4 DDR DRAM Controller Timing

This section provides the AC electrical characteristics for the DDR DRAM interface.

2.5.4.1 DDR DRAM Input AC Timing Specifications

Table 17 provides the input AC timing specifications for the DDR DRAM interface.

No.		Symbol	Min	М		
	Parameter			Mask Set 1L44X	Mask Set 1M88B	Unit
	AC input low voltage	V _{IL}	—	V _{REF} – 0.31	V _{REF} – 0.31	V
	AC input high voltage	V _{IH}	V _{REF} + 0.31	V _{DDM} + 0.3	V _{DDM} + 0.3	V
201	Maximum Dn input setup skew relative to DQSn input	—	_	1026	900	ps
202	Maximum Dn input hold skew relative to DQSn input	_	_	386	900	ps
Notes:	 Maximum possible skew between a data strobe (DQSn) and any corresponding bit of data (D[8n + {07}] if 0 ≤ n ≤ 7). See Table 18 for t_{CK} value. Dn should be driven at the same time as DQSn. This is necessary because the DQSn centering on the DQn data tenure is done internally. 					

Table 17. DDR DRAM Input AC Timing







2.5.4.2 DDR DRAM Output AC Timing Specifications

Table 18 and Table 19 list the output AC timing specifications and measurement conditions for the DDR DRAM interface.

No.	Parameter	Symbol	Min			
			Mask Set 1L44X	Mask Set 1M88B	Max	Unit
200	CK cycle time, (CK/ CK crossing) ¹ • 100 MHz (DDR200) • 133 MHz (DDR266)	t _{СК}	10 Not applicable	1.0 7.52	_	ns ns
204	An/RAS/CAS/WE/CKE output setup with respect to CK	t _{DDKHAS}	$0.5 imes t_{CK} - 2250$	$0.5 imes t_{CK} - 1000$	—	ps
205	An/RAS/CAS/WE/CKE output hold with respect to CK	t _{DDKHAX}	$0.5 imes t_{CK} - 1250$	$0.5 imes t_{CK} - 1000$	_	ps
206	CSn output setup with respect to CK	t _{DDKHCS}	$0.5 \times t_{CK} - 2250$	$0.5 \times t_{CK} - 1000$	-	ps
207	CSn output hold with respect to CK	t _{DDKHCX}	$0.5 \times t_{CK} - 1250$	$0.5 \times t_{CK} - 1000$	-	ps
208	CK to DQSn ²	t _{DDKHMH}	-600	-600	600	ps
209	Dn/DQMn output setup with respect to DQSn ³	t _{DDKHDS,} t _{DDKLDS}	0.25 × t _{MCK} – 1050	$0.25 imes t_{CK} - 750$	_	ps
210	Dn/DQMn output hold with respect to DQSn ³	t _{DDKHDX,} t _{DDKLDX}	$0.25 imes t_{CK} - 1050$	$0.25 imes t_{CK} - 750$	—	ps
211	DQSn preamble start ⁴	t _{DDKHMP}	$-0.25 \times t_{CK}$	$-0.25 imes t_{CK}$	_	ps
212	DQSn epilogue end ⁵	t _{DDKHME}	-600	-600	600	ps

Table 18. DDR DRAM Output AC Timing

Notes: 1. All CK/CK referenced measurements are made from the crossing of the two signals ±0.1 V.

2. t_{DDKHMH} can be modified through the TCFG2[WRDD] DQSS override bits. The DRAM requires that the first write data strobe arrives 75–125% of a DRAM cycle after the write command is issued. Any skew between DQSn and CK must be considered when trying to achieve this 75%–125% goal. The TCFG2[WRDD] bits can be used to shift DQSn by 1/4 DRAM cycle increments. The skew in this case refers to an internal skew existing at the signal connections. By default, the CK/CK crossing occurs in the middle of the control signal (An/RAS/CAS/WE/CKE) tenure. Setting TCFG2[ACSM] bit shifts the control signal assertion 1/2 DRAM cycle earlier than the default timing. This means that the signal is asserted no earlier than 410 ps before the CK/CK crossing and no later than 677 ps after the crossing time; the device uses 1087 ps of the skew budget (the interval from –410 to +677 ps). Timing is verified by referencing the falling edge of CK. See Chapter 10 of the *MSC711x Reference Manual* for details.

3. Determined by maximum possible skew between a data strobe (DQS) and any corresponding bit of data. The data strobe should be centered inside of the data eye.

4. Please note that this spec is in reference to the DQSn first rising edge. It could also be referenced from CK(r), but due to programmable delay of the write strobes (TCFG2[WRDD]), there pre-amble may be extended for a full DRAM cycle. For this reason, we reference from DQSn.

5. All outputs are referenced to the rising edge of CK. Note that this is essentially the CK/DQSn skew in spec 208. In addition there is no real "maximum" time for the epilogue end. JEDEC does not require this is as a device limitation, but simply for the chip to guarantee fast enough write to read turn-around times. This is already guaranteed by the memory controller operation.