

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









**Data Sheet** 

Document Number: MSC7110

Rev. 11, 4/2008

# **MSC7110**

# MAP-BGA-400 17 mm × 17 mm

# Low-Cost 16-bit DSP with DDR Controller

- StarCore<sup>®</sup> SC1400 DSP extended core with one SC1400 DSP core, 64 Kbyte of internal SRAM M1 memory, 16 way 16 Kbyte instruction cache (ICache), four-entry write buffer, programmable interrupt controller (PIC), and low-power Wait and Stop processing modes.
- 8 Kbyte boot ROM.
- AHB-Lite crossbar switch that allows parallel data transfers between four master ports and six slave ports, where each port connects to an AHB-Lite bus; fixed or round robin priority programmable at each slave port; programmable bus parking at each slave port; low power mode.
- Internal PLL generates up to 266 MHz clock for the SC1400 core and up to 133 MHz for the crossbar switch, DMA channels, and other peripherals.
- Clock synthesis module provides predivision of PLL input clock; independent clocking of the internal timers and DDR module; programmable operation in the SC1400 low power Stop mode; independent shutdown of different regions of the device.
- Enhanced 16-bit wide host interface (HDI16) provides a glueless connection to industry-standard microcomputers, microprocessors, and DSPs and can also operate with an 8-bit host data bus, making if fully compatible with the DSP56300 HI08 from the external host side.
- DDR memory controller that supports byte enables for up to a 32-bit data bus; glueless interface to 133 MHz 14-bit page mode DDR-RAM; 14-bit external address bus supporting up to 1 Gbyte; and 16-bit or 32-bit external data bus.
- Programmable memory interface with independent read buffers, programmable predictive read feature for each buffer, and a write buffer.
- System control unit performs software watchdog timer function; includes programmable bus time-out monitors on AHB-Lite slave buses; includes bus error detection and programmable time-out monitors on AHB-Lite master buses; and has address out-of-range detection on each crossbar switch buses.
- Event port collects and counts important signal events including DMA and interrupt requests and trigger events such as interrupts, breakpoints, DMA transfers, or wake-up events; units operate independently, in sequence, or triggered externally; can be used standalone or with the OCE10.

- Multi-channel DMA controller with 32 time-multiplexed unidirectional channels, priority-based time-multiplexing between channels using 32 internal priority levels, fixed- or round-robin-priority operation, major-minor loop structure, and DONE or DRACK protocol from requesting units.
- One TDM module with independent receive and transmit, programmable sharing of frame sync and clock, programmable word size (8 or 16-bit), hardware-base A-law/μ-law conversion, up to 50 Mbps data rate, up to 128 channels, with glueless interface to E1/T1 frames and MVIP, SCAS, and H.110 buses.
- UART with full-duplex operation up to 5.0 Mbps.
- Up to 41 general-purpose input/output (GPIO) ports.
- I<sup>2</sup>C interface that allows booting from EEPROM devices up to 1 Mbyte.
- Two quad timer modules, each with sixteen configurable 16-bit timers.
- fieldBIST<sup>TM</sup> unit detects and provides visibility into unlikely field failures for systems with high availability to ensure structural integrity, that the device operates at the rated speed, is free from reliability defects, and reports diagnostics for partial or complete device inoperability.
- Standard JTAG interface allows easy integration to system firmware and internal on-chip emulation (OCE10) module.
- Optional booting external host via 8-bit or 16-bit access through the HDI16, I<sup>2</sup>C, or SPI using in the boot ROM to access serial SPI Flash/EEPROM devices; different clocking options during boot with the PLL on or off using a variety of input frequency ranges.





# **Table of Contents**

1		ssignments4	Figure 6.	DDR DRAM Output Timing Diagram	
	1.1	MAP-BGA Ball Layout Diagrams	Figure 7.	DDR DRAM AC Test Load	26
	1.2	Signal List By Ball Location6	Figure 8.	TDM Receive Signals	27
2	Speci	ifications	Figure 9.	TDM Transmit Signals	27
	2.1	Maximum Ratings	Figure 10.	Read Timing Diagram, Single Data Strobe	29
	2.2	Recommended Operating Conditions18	Figure 11.	Read Timing Diagram, Double Data Strobe	30
	2.3	Thermal Characteristics	Figure 12.	Write Timing Diagram, Single Data Strobe	30
	2.4	DC Electrical Characteristics	Figure 13.	Write Timing Diagram, Double Data Strobe	31
	2.5	AC Timings	Figure 14.	Host DMA Read Timing Diagram, HPCR[OAD] = 0	31
3	Hardy	ware Design Considerations38	Figure 15.	Host DMA Write Timing Diagram, HPCR[OAD] = 0	32
	3.1	Thermal Design Considerations	Figure 16.	I2C Timing Diagram	33
	3.2	Power Supply Design Considerations		UART Input Timing	
		Estimated Power Usage Calculations		UART Output Timing	
	3.4	Reset and Boot		EE Pin Timing	
	3.5	DDR Memory System Guidelines 50		EVNT Pin Timing	
4		ring Information53		GPI/GPO Pin Timing	
5	Packa	age Information54		Test Clock Input Timing Diagram	
6	Produ	uct Documentation		Boundary Scan (JTAG) Timing Diagram	
7	Revis	ion History		Test Access Port Timing Diagram	
			Figure 25.	TRST Timing Diagram	37
LIS	St Ot I	Figures		Voltage Sequencing Case 1	
Fig	ure 1.	MSC7110 Block Diagram		Voltage Sequencing Case 2	
Fig	ure 2.	MSC7110 Molded Array Process-Ball Grid Array	•	Voltage Sequencing Case 3	
		(MAP-BGA), Top View 4	-	Voltage Sequencing Case 4	
Fig	ure 3.	MSC7110 Molded Array Process-Ball Grid Array		Voltage Sequencing Case 5	
		(MAP-BGA), Bottom View 5		PLL Power Supply Filter Circuits	
Fig	ure 4.	Timing Diagram for a Reset Configuration Write 24		SSTL Termination Techniques	
Fig	ure 5.	DDR DRAM Input Timing Diagram 24		SSTL Power Value	






Figure 1. MSC7110 Block Diagram



# 1 Pin Assignments

This section includes diagrams of the MSC7110 package ball grid array layouts and pinout allocation tables.

## 1.1 MAP-BGA Ball Layout Diagrams

Top and bottom views of the MAP-BGA package are shown in Figure 2 and Figure 3 with their ball location index numbers.

Top View 10 1 5 6 12 13 14 15 16 17 18 19 20 HD15 HD12 HD10 GND DQM1 DQS2 HD7 HD6 HD4 HD1 HD0 GND NC NC CS0 DQM2 DQS3 DQS0 CKE WE HD14 HD11 HD5 HD2 HD8 NC В  $V_{DDM}$ CS1 DQM3 RAS CAS D25 DQM0 DQS1 HD13 HD9 HD3 D30 NC GND  $V_{DDM}$  $V_{DDM}$  $V_{DDM}$  $V_{DDM}$  $V_{DDM}$  $V_{DDM}$ V<sub>DDIO</sub> V<sub>DDIC</sub> V<sub>DDIO</sub> V<sub>DDIO</sub> V<sub>DDIO</sub> V<sub>DDIO</sub>  $V_{DDC}$ NC D GND D26 D31 NC  $V_{\mathsf{DDM}}$  $V_{DDM}$  $V_{\text{DDC}}$  $V_{DDC}$  $V_{DDC}$  $V_{DDC}$  $V_{\text{DDM}}$  $V_{DDIO}$ V<sub>DDIC</sub> V<sub>DDIO</sub>  $V_{DDIO}$  $V_{DDIO}$  $V_{DDC}$ Ε D15 D29  $V_{DDC}$  $V_{DDC}$ GND GND GND  $V_{DDM}$  $V_{DDM}$ GND GND GND NC G  $V_{DDM}$  $V_{DDM}$ V<sub>DDIO</sub> V<sub>DDIO</sub>  $V_{DDC}$ NC D12 D11  $V_{DDM}$ GND GND GND GND GND GND GND GND GND HA1  $V_{\text{DDM}}$  $V_{DDIO}$ Н V<sub>DDM</sub>  $V_{\mathsf{DDM}}$ GND GND GND GND GND GND GND GND GND  $V_{DDIO}$  $V_{DDC}$ НАЗ HACK HREC D10 HDS  $V_{DDM}$  $V_{DDIO}$ Κ  $V_{DDC}$ V<sub>DDIO</sub> GND  $V_{DDC}$  $V_{DDM}$ GND GND GND GND GND GND GND GND  $V_{DDIO}$ V<sub>DDIO</sub> V<sub>DDIO</sub>  $V_{DDC}$ HCS2 HCS1 HRW GND GND GND  $V_{DDM}$  $V_{DDM}$ GND GND GND GND GND GND GND  $V_{DDC}$ UTXD URXD  $V_{DDM}$ D5 SDA V<sub>REF</sub>  $V_{DDM}$  $V_{DDM}$  $V_{DDM}$  $V_{DDIO}$  $V_{DDC}$  $V_{DDC}$ CLKIN Ν V<sub>SSPLI</sub> D17 GND GND GND GND GND GND GND GND ORESE  $V_{DDM}$  $V_{DDM}$  $V_{DDIO}$ V<sub>DDIO</sub>  $V_{DDPL}$ D19 D18  $V_{DDM}$  $V_{DDM}$  $V_{DDM}$ GND  $V_{DDM}$ GND  $V_{\mathsf{DDM}}$ GND GND V<sub>DDIO</sub> GND V<sub>DDIC</sub>  $V_{DDIC}$  $V_{DDC}$ TDO EE0 TEST R D20  $V_{DDM}$  $V_{DDM}$  $V_{\text{DDC}}$  $V_{DDM}$  $V_{\text{DDM}}$  $V_{DDC}$  $V_{\mathsf{DDM}}$  $V_{DDM}$  $V_{DDIO}$  $V_{DDIO}$  $V_{DDIO}$ V<sub>DDIO</sub>  $V_{DDC}$ HRESE  $V_{DDC}$ TRST IJ D21  $V_{DDM}$  $V_{DDC}$  $V_{DDC}$ A10 EVNT4 , TOTCł GPIA4 GPIA28 NC A13 A11 Α5 A2 BA0 NC EVNT0 GPIA0 GPID , GPIA2 GPIA2 TDI T0TFS GPIA3 EVNT1 EVNT2 T0RFS GPIA1 GDPD4 GPIA2 GPIA19 GPIA2 H8BIT GND NMI . EVNT3 , TORCK T0RD TOTD GPIA5 GPIA2 GPIA29 GPID5  $V_{DDM}$ 


Note: The display is for mask set 1L44X. For mask set 1M88B, A16 is BM3 and B15 is BM2.

Figure 2. MSC7110 Molded Array Process-Ball Grid Array (MAP-BGA), Top View

MSC7110 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11



#### **Bottom View**



Note: The display is for mask set 1L44X. For mask set 1M88B, A16 is BM3 and B15 is BM2.

Figure 3. MSC7110 Molded Array Process-Ball Grid Array (MAP-BGA), Bottom View



# 1.2 Signal List By Ball Location

**Table 1** lists the signals sorted by ball number and configuration.

Table 1. MSC7110 Signals by Ball Designator

	Signal Names								
Number		Hardware Controlled							
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
A1			G	ND					
A2			G	ND					
A3			DC	QM1					
A4			DC	QS2					
A5			C	CK					
A6			C	<del>K</del>					
A7		GPIC7		GPOC7	Н	D15			
A8		GPIC4		GPOC4	Н	D12			
A9		GPIC2		GPOC2	Н	D10			
A10		rese	rved		Н	D7			
A11		rese	rved		Н	D6			
A12		rese	rved		HD4				
A13		rese	rved		HD1				
A14		rese	rved		Н	D0			
A15			G	ND					
A16 (1L44X)			N	IC					
A16 (1M88B)	ВМ3	GP	ID8	GPOD7	rese	erved			
A17			N	IC					
A18			N	IC					
A19			N	IC					
A20			N	IC					
B1			V	DDM					
B2			N	IC					
B3			C	<u>S0</u>					
B4			DC	QM2					
B5			DC	QS3					
В6			DC	QS0					
В7			С	KE					
B8			V	VE					
В9		GPIC6		GPOC6	н	D14			
B10		GPIC3		GPOC3	Н	D11			
B11		GPIC0		GPOC0	Н	D8			
B12		rese	rved		Н	D5			
B13		rese	rved		Н	D2			
B14			N	IC					
B15 (1L44X)			N	IC					



Table 1. MSC7110 Signals by Ball Designator (continued)

	Signal Names									
Number		s	oftware Controlle	ed	Hardware	Controlled				
Number	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
B15 (1M88B)	BM2	GP	ID7	GPOD7	res	erved				
B16			N	IC						
B17			N	IC						
B18			N	IC						
B19			Ν	IC						
B20			N	IC						
C1			D	24						
C2			D	30						
C3			D	25						
C4			C	<u>S1</u>						
C5			DC	QM3						
C6			DC	QM0						
C7	DQS1									
C8			R	AS						
C9		CAS								
C10		GPIC5		GPOC5	HD13					
C11		GPIC1		GPOC1	F	HD9				
C12		rese	rved		F	HD3				
C13			٨	IC						
C14			Λ	IC						
C15			٨	IC						
C16			Λ	IC						
C17			Λ	IC						
C18			Λ	IC						
C19			٨	IC						
C20			٨	IC						
D1			V <sub>C</sub>	DDM						
D2			D	28						
D3			D	27						
D4			Gi	ND						
D5			V <sub>C</sub>	DDM						
D6			V <sub>C</sub>	DDM						
D7				DDM						
D8			V <sub>C</sub>	DDM						
D9				DDM						
D10				DDM						
D11				DDIO						
D12				ODIO						



Table 1. MSC7110 Signals by Ball Designator (continued)

	Signal Names									
Number		Sc	oftware Controlle	ed	Hardware	Controlled				
rumso.	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
D13			V <sub>D</sub>	DIO						
D14		V <sub>DDIO</sub>								
D15			$V_{\square}$	DIO						
D16			V <sub>D</sub>	DIO						
D17				DDC						
D18				IC						
D19			N	IC						
D20			N	IC						
E1			G	ND						
E2			D	26						
E3			D	31						
E4			V <sub>E</sub>	DDM						
E5				DDM						
E6				DDC						
E7				DDC						
E8				DDC						
E9				DDC						
E10				DDM						
E11				DIO						
E12				DIO						
E13				DIO						
E14				DIO						
E15				DIO						
E16				DDC						
E17				DDC						
E18				IC						
E19				IC						
E20				IC						
F1				DDM						
F2				15						
F3				29						
F4				DDC						
F5				DDC						
F6				DDC						
F7				ND						
F8				ND						
F9				ND						
F10				DDM						



Table 1. MSC7110 Signals by Ball Designator (continued)

	Signal Names									
Number		So	oftware Controlle	ed	Hardware	Controlled				
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
F11		$V_{DDM}$								
F12				ND						
F13			G	ND						
F14			G	ND						
F15			V <sub>D</sub>	DIO						
F16			V	DDC						
F17			V <sub>[</sub>	DDC						
F18			N	IC						
F19			N	IC						
F20			N	IC						
G1			G	ND						
G2			D	13						
G3		GND								
G4			V	DDM						
G5			V	DDM						
G6			G	ND						
G7			G	ND						
G8			G	ND						
G9			G	ND						
G10			G	ND						
G11			G	ND						
G12			G	ND						
G13			G	ND						
G14			G	ND						
G15			$V_{\mathbb{D}}$	DDIO						
G16			V <sub>D</sub>	DIO						
G17			V	DDC						
G18				IC						
G19		NC								
G20			N	IC						
H1			D	14						
H2			D	12						
H3			D	11						
H4			V <sub>E</sub>	DDM						
H5				DDM						
H6			G	ND						
H7			G	ND						
H8			G	ND						



Table 1. MSC7110 Signals by Ball Designator (continued)

	Signal Names								
Number		s	oftware Controlle	ed	Hardware	Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
H9		GND							
H10			GI	ND					
H11			GI	ND					
H12			GI	ND					
H13			GI	ND					
H14			GI	ND					
H15			V <sub>D</sub>	DIO					
H16			V <sub>D</sub>	DIO					
H17			V	DDC					
H18				IC					
H19		rese	Н	IA2					
H20		rese	Н	IA1					
J1	D10								
J2	$V_{DDM}$								
J3			С	)9					
J4		$V_{DDM}$							
J5			V <sub>C</sub>	DDM					
J6			V <sub>C</sub>	DDM					
J7			Gi	ND					
J8			Gi	ND					
J9			Gl	ND					
J10			GI	ND					
J11			GI	ND					
J12			GI	ND					
J13			GI	ND					
J14			GI	ND					
J15			Gi	ND					
J16			V <sub>D</sub>	DIO					
J17				DDC					
J18 (1L44X)		rese	rved		Н	IA3			
J18 (1M88B)		GPIC11		GPOC11	H	IA3			
J19		rese	rved		HACK/HACK	or HRRQ/HRRQ			
J20	HDSP		reserved		HREQ/HREQ	or HTRQ/HTRQ			
K1				00					
K2			GI	ND					
K3				)8					
K4			V	DDC					
K5			V	DDM					



Table 1. MSC7110 Signals by Ball Designator (continued)

	Signal Names								
Number		S	oftware Controlle	ed	Hardware	Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
K6		GND							
K7			Gi	ND					
K8			Gi	ND					
K9			GI	ND					
K10			GI	ND					
K11			GI	ND					
K12			GI	ND					
K13			Gi	ND					
K14			Gi	ND					
K15			V <sub>D</sub>	DIO					
K16				DIO					
K17		V <sub>DDC</sub>							
K18	reserved HA0								
K19		rese	rved		H	DDS			
K20		rese	rved		HDS/HDS	or HWR/HWR			
L1			С	)1					
L2			GI	ND					
L3			С	03					
L4			V <sub>E</sub>	DDC					
L5				DDM					
L6				ND					
L7			GI	ND					
L8			Gl	ND					
L9			Gl	ND					
L10			GI	ND					
L11			GI	ND					
L12			Gl	ND					
L13			Gl	ND					
L14			V <sub>D</sub>	DIO					
L15				DIO					
L16				DIO					
L17				DDC					
L18 (1L44X)		rese	rved		HCS	Z/HCS2			
L18 (1M88B)		GPIB11		GPOB11	HCS	Z/HCS2			
L19		rese	rved		HCS	1/HCS1			
L20		rese	rved		HRW or	HRD/HRD			
M1				)2					
M2			Vr	DDM					

MSC7110 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11



Table 1. MSC7110 Signals by Ball Designator (continued)

	Signal Names								
Number		Software Controlled			Hardware Controlled				
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
M3			Г	)5					
M4			V <sub>C</sub>	DDM					
M5			V	DDM					
M6			Gi	ND					
M7			Gi	ND					
M8			G	ND					
M9			Gl	ND					
M10			Gl	ND					
M11			Gl	ND					
M12			Gi	ND					
M13			Gi	ND					
M14			GI	ND					
M15			GI	ND					
M16		V <sub>DDC</sub>							
M17	V <sub>DDC</sub>								
M18	GP	IA14	IRQ15	GPOA14	S	SDA			
M19	GP	IA12	ĪRQ3	GPOA12	U <sup>.</sup>	TXD			
M20	GP	IA13	ĪRQ2	GPOA13	UI	RXD			
N1		•	С	)4					
N2			С	06					
N3			V <sub>F</sub>	REF					
N4				DDM					
N5				DDM					
N6				DDM					
N7				ND					
N8			Gi	ND					
N9				ND					
N10				ND					
N11			Gl	ND					
N12			Gl	ND					
N13			Gl	ND					
N14			Gl	ND					
N15			V <sub>D</sub>	DIO					
N16				DDC					
N17				DDC					
N18				KIN					
N19	GP	IA15	IRQ14	GPOA15	S	SCL			
N20				SPLL					



Table 1. MSC7110 Signals by Ball Designator (continued)

	Signal Names									
Number		Software Controlled			Hardware Controlled					
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
P1			Г	)7						
P2			D	17						
P3			D	16						
P4			V	DDM						
P5			V <sub>E</sub>	DDM						
P6			V	DDM						
P7				ND						
P8			G	ND						
P9			G	ND						
P10			G	ND						
P11			G	ND						
P12			G	ND						
P13		GND								
P14			G	ND						
P15			V <sub>D</sub>	DIO						
P16				DIO						
P17				DDC						
P18				ESET						
P19			TP	SEL						
P20			V <sub>DI</sub>	OPLL						
R1				ND						
R2			D	19						
R3			D	18						
R4			V <sub>E</sub>	DDM						
R5				DDM						
R6				DDM						
R7				ND						
R8			V	DDM						
R9				ND						
R10			V	DDM						
R11				ND						
R12			G	ND						
R13			V <sub>D</sub>	OID						
R14				ND						
R15			V <sub>D</sub>	OID						
R16				DIO						
R17				DDC						
R18				00						



Table 1. MSC7110 Signals by Ball Designator (continued)

	Signal Names									
Number		Se	oftware Controlle	Hardware Controlled						
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
R19		rese	rved		EE0/D	DBREQ				
R20		TEST0								
T1			V	DDM						
T2			D	20						
Т3			D	22						
T4			V	DDM						
T5			V	DDM						
Т6			V	DDC						
T7			V	DDM						
T8			V	DDM						
Т9			V	DDC						
T10			V	DDM						
T11			V	DDM						
T12				DIO						
T13			V <sub>C</sub>	DIO						
T14				DIO						
T15				OID						
T16				DDC						
T17				DDC						
T18				IC						
T19			TI	MS						
T20			HRE	SET						
U1			G	ND						
U2			D	21						
U3			D	23						
U4			V	DDM						
U5				DDC						
U6				DDC						
U7			V <sub>[</sub>	DDC						
U8				DDC						
U9				DDC						
U10				DDC						
U11				DDC						
U12				DDC						
U13				DDC						
U14				DDC						
U15				DDC						
U16				DDC						



Table 1. MSC7110 Signals by Ball Designator (continued)

	Signal Names								
Number		Software Controlled				Hardware Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
U17		$V_{ extsf{DDC}}$							
U18			N	IC					
U19			TO	CK					
U20			TR	IST					
V1			$V_{D}$	DDM					
V2			N	IC					
V3			A	13					
V4			A	11					
V5			A	10					
V6			А	15					
V7			Д	A2					
V8			Вл	<b>A</b> 0					
V9			N	IC					
V10		reser	ved	EVI	NT0				
V11	SWTE	GPIA16	ĪRQ12	GPOA16	EVI	NT4			
V12	GP	IA8	ĪRQ6	GPOA8	TOT	ГСК			
V13	GP	IA4	ĪRQ1	GPOA4	reserved				
V14	GP	IA0	IRQ11	GPOA0	reserved				
V15	GPI	A28	ĪRQ17	GPOA28	reserved reserved				
V16		GPID6		GPOD6	reserved reserved				
V17	GPI	A22	ĪRQ22	GPOA22 reserved		rved			
V18	GPI	A24	IRQ24	GPOA24	rese	erved			
V19		<u>'</u>	N	IC					
V20			Т	DI					
W1			Gľ	ND					
W2			V <sub>D</sub>	DDM					
W3				12					
W4				18					
W5				.7					
W6				16					
W7			A	<b>13</b>					
W8				IC					
W9	GPI	A17	ĪRQ13	GPOA17	EVNT1	CLKO			
W10	ВМ0	GPI		GPOC14		NT2			
W11		A10	ĪRQ5	GPOA10		RFS			
W12		IA7	ĪRQ7	GPOA7	TO <sup>1</sup>	ΓFS			
W13		IA3	ĪRQ8	GPOA3		erved			
W14		IA1	IRQ10	GPOA1	rese				

MSC7110 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11



Table 1. MSC7110 Signals by Ball Designator (continued)

	Signal Names								
Number		Hardware Controlled							
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
W15		GPID4		GPOD4	reserved	reserved			
W16	GPI	A27	ĪRQ18	GPOA27	reserved	reserved			
W17	GPI	A19	ĪRQ19	GPOA19	rese	rved			
W18	GPI	A23	ĪRQ23	GPOA23	rese	rved			
W19	GPI	A26	ĪRQ26	GPOA26	rese	rved			
W20	H8BIT			reserved					
Y1			V <sub>I</sub>	DDM					
Y2			G	ND					
Y3			,	<b>A</b> 9					
Y4			,	<b>A</b> 1					
Y5			,	<b>A</b> 0					
Y6			,	<b>A</b> 4					
Y7			В	A1					
Y8	rese	erved	NMI		reserved				
Y9	BM1	GPI	C15	GPOC15	EVNT3				
Y10	GPI	A11	ĪRQ4	GPOA11	TOF	RCK			
Y11		GPIA9		GPOA9	T0	RD			
Y12		GPIA6		GPOA6	Т0	TD			
Y13	GP	IA5	ĪRQ0	GPOA5	rese	rved			
Y14	GP	IA2	ĪRQ9	GPOA2	rese	rved			
Y15	GPI	GPIA29		GPOA29	reserved	reserved			
Y16		GPID5		GPOD5	reserved	reserved			
Y17	GPI	A20	ĪRQ20	GPOA20	reserved				
Y18	GPI	A21	IRQ21	GPOA21	reserved				
Y19			G	ND					
Y20	GPI	A25	IRQ25	GPOA25	rese	rved			



# 2 Specifications

This chapter covers power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the *MSC711x Reference Manual*.

**Note:** The MSC7110 electrical specifications are preliminary and many are from design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after thorough characterization and device qualifications have been completed.

## 2.1 Maximum Ratings

#### **CAUTION**

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or  $V_{DD}$ ).

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

**Table 2** describes the maximum electrical ratings for the MSC7110.

**Table 2. Absolute Maximum Ratings** 

Rating	Symbol	Value	Unit
Core supply voltage	V <sub>DDC</sub>	1.5	V
Memory supply voltage	$V_{DDM}$	4.0	V
PLL supply voltage	V <sub>DDPLL</sub>	1.5	V
I/O supply voltage	V <sub>DDIO</sub>	-0.2 to 4.0	V
Input voltage	V <sub>IN</sub>	(GND – 0.2) to 4.0	V
Reference voltage	V <sub>REF</sub>	4.0	V
Maximum operating temperature	TJ	105	°C
Minimum operating temperature	T <sub>A</sub>	-40	°C
Storage temperature range	T <sub>STG</sub>	-55 to +150	°C

Notes: 1. Functional operating conditions are given in Table 3.

- 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage.
- 3. Section 3.1, Thermal Design Considerations includes a formula for computing the chip junction temperature (T<sub>J</sub>).



## 2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

**Table 3. Recommended Operating Conditions** 

Rating	Symbol	Value	Unit
Core supply voltage	V <sub>DDC</sub>	1.14 to 1.26	V
Memory supply voltage	V <sub>DDM</sub>	2.38 to 2.63	V
PLL supply voltage	V <sub>DDPLL</sub>	1.14 to 1.26	V
I/O supply voltage	V <sub>DDIO</sub>	3.14 to 3.47	V
Reference voltage	V <sub>REF</sub>	1.19 to 1.31	V
Operating temperature range	T <sub>J</sub> T <sub>A</sub>	maximum: 105 minimum: –40	°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°

#### 2.3 Thermal Characteristics

Table 4 describes thermal characteristics of the MSC7110 for the MAP-BGA package.

Table 4. Thermal Characteristics for MAP-BGA Package

		MAP-BGA 1		
Characteristic	Symbol	Natural Convection	200 ft/min (1 m/s) airflow	Unit
Junction-to-ambient <sup>1, 2</sup>	$R_{ hetaJA}$	39	31	°C/W
Junction-to-ambient, four-layer board <sup>1, 3</sup>	$R_{ hetaJA}$	23	20	°C/W
Junction-to-board <sup>4</sup>	$R_{ heta JB}$	12		°C/W
Junction-to-case <sup>5</sup>	$R_{ heta JC}$	7		°C/W
Junction-to-package-top <sup>6</sup>	$\Psi_{JT}$	2		°C/W

#### Notes:

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD 51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Section 3.1, Thermal Design Considerations explains these characteristics in detail.



#### 2.4 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MSC7110.

Note: The leakage current is measured for nominal voltage values must vary in the same direction (for example, both  $V_{DDIO}$  and  $V_{DDC}$  vary by +2 percent or both vary by -2 percent).

**Table 5. DC Electrical Characteristics** 

Characteristic	Symbol	Min	Typical	Max	Unit
Core and PLL voltage	V <sub>DDC</sub> V <sub>DDPLL</sub>	1.14	1.2	1.26	V
DRAM interface I/O voltage <sup>1</sup>	V <sub>DDM</sub>	2.375	2.5	2.625	V
I/O voltage	$V_{DDIO}$	3.135	3.3	3.465	V
DRAM interface I/O reference voltage <sup>2</sup>	V <sub>REF</sub>	$0.49 \times V_{DDM}$	1.25	$0.51 \times V_{DDM}$	V
DRAM interface I/O termination voltage <sup>3</sup>	VTT	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	٧
Input high CLKIN voltage	V <sub>IHCLK</sub>	2.4	3.0	3.465	V
DRAM interface input high I/O voltage	V <sub>IHM</sub>	V <sub>REF</sub> + 0.28	$V_{DDM}$	V <sub>DDM</sub> + 0.3	V
DRAM interface input low I/O voltage	V <sub>ILM</sub>	-0.3	GND	V <sub>REF</sub> – 0.18	V
Input leakage current, V <sub>IN</sub> = V <sub>DDIO</sub>	I <sub>IN</sub>	-1.0	0.09	1	μΑ
V <sub>REF</sub> input leakage current	I <sub>VREF</sub>	_	_	5	μΑ
Tri-state (high impedance off state) leakage current, $V_{\text{IN}} = V_{\text{DDIO}}$	l <sub>OZ</sub>	-1.0	0.09	1	μΑ
Signal low input current, V <sub>IL</sub> = 0.4 V	ال	-1.0	0.09	1	μΑ
Signal high input current, V <sub>IH</sub> = 2.0 V	I <sub>H</sub>	-1.0	0.09	1	μΑ
Output high voltage, I <sub>OH</sub> = −2 mA, except open drain pins	V <sub>OH</sub>	2.0	3.0	_	V
Output low voltage, I <sub>OL</sub> = 5 mA	V <sub>OL</sub>	_	0	0.4	٧
Typical core power <sup>5</sup> • at 200 MHz • at 266 MHz (mask set 1M88B only)	P <sub>C</sub>	_ _	222 293		mW mW

Notes: 1. The value of V<sub>DDM</sub> at the MSC7110 device must remain within 50 mV of V<sub>DDM</sub> at the DRAM device at all times.

- V<sub>REF</sub> must be equal to 50% of V<sub>DDM</sub> and track V<sub>DDM</sub> variations as measured at the receiver. Peak-to-peak noise must not exceed ±2% of the DC value.
- 3. V<sub>TT</sub> is not applied directly to the MSC7110 device. It is the level measured at the far end signal termination. It should be equal to V<sub>REF</sub>. This rail should track variations in the DC level of V<sub>REF</sub>.
- Output leakage for the memory interface is measured with all outputs disabled, 0 V ≤ V<sub>OUT</sub> ≤ V<sub>DDM</sub>.
- 5. The core power values were measured using a standard EFR pattern at typical conditions (25°C, 200 MHz or 266 MHz, 1.2 V core).

Table 6 lists the DDR DRAM capacitance.

Table 6. DDR DRAM Capacitance

Parameter/Condition	Symbol	Max	Unit
Input/output capacitance: DQ, DQS	C <sub>IO</sub>	30	pF
Delta input/output capacitance: DQ, DQS	C <sub>DIO</sub>	30	pF

Note: These values were measured under the following conditions:

- $V_{DDM} = 2.5 V \pm 0.125 V$
- f = 1 MHz
- T<sub>A</sub> = 25°C
- $V_{OUT} = V_{DDM}/2$
- V<sub>OUT</sub> (peak to peak) = 0.2 V

MSC7110 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11



## 2.5 AC Timings

This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC timings are based on a 30 pF load, except where noted otherwise, and a 50  $\Omega$  transmission line. For any additional pF, use the following equations to compute the delay:

Standard interface: 2.45 + (0.054 × C<sub>load</sub>) ns
 DDR interface: 1.6 + (0.002 × C<sub>load</sub>) ns

#### 2.5.1 Clock and Timing Signals

The following tables describe clock signal characteristics. **Table 7** shows the maximum frequency values for internal (core, reference, and peripherals) and external (CLKO) clocks. You must ensure that maximum frequency values are not exceeded (see for the allowable ranges when using the PLL).

**Table 7. Maximum Frequencies** 

Characteristic	Maximu	m in MHz
Characteristic	Mask Set 1L44X	Mask Set 1M88B
Core clock frequency (CLOCK)	200	266
External output clock frequency (CLKO)	50	67
Memory clock frequency (CK, CK)	100	133
TDM clock frequency (TxRCK, TxTCK)	50	67

Table 8. Clock Frequencies in MHz

Characteristic	Combal	Min	Max		
Characteristic	Symbol	IVIII	Mask Set 1L44X	Mask Set 1M88B	
CLKIN frequency	F <sub>CLKIN</sub>	10	100	100	
CLOCK frequency	F <sub>CORE</sub>	_	200	266	
CK, CK frequency	F <sub>CK</sub>	_	100	133	
TDMxRCK, TDMxTCK frequency	F <sub>TDMCK</sub>	_	50	50	
CLKO frequency	F <sub>CKO</sub>	_	50	67	
AHB/IPBus/APB clock frequency	F <sub>BCK</sub>	_	100	133	
Note: The rise and fall time of external clocks should be					

**Table 9. System Clock Parameters** 

Characteristic	Min	Max	Unit
CLKIN frequency	10	100	MHz
CLKIN slope	_	5	ns
CLKIN frequency jitter (peak-to-peak)	_	1000	ps
CLKO frequency jitter (peak-to-peak)	_	150	ps

## 2.5.2 Configuring Clock Frequencies

This section describes important requirements for configuring clock frequencies in the MSC7110 device when using the PLL block. To configure the device clocking, you must program four fields in the Clock Control Register (CLKCTL):

- PLLDVF field. Specifies the PLL division factor. The output of the divider block is the input to the multiplier block.
- PLLMLTF field. Specifies the PLL multiplication factor. The output from the multiplier block is the VCO.
- RNG field. Selects the available PLL frequency range.
- CKSEL field. Selects the source for the core clock.

There are restrictions on the frequency range permitted at the beginning of the multiplication portion of the PLL that affect the allowable values for the PLLDVF and PLLMLTF fields. The following sections define these restrictions and provide guidelines to configure the device clocking when using the PLL. Refer to the Clock and Power Management chapter in the MSC711x Reference Manual for details on the clock programming model.



#### 2.5.2.1 PLL Multiplier Restrictions

There are two restrictions for correct usage of the PLL block:

- The input frequency to the PLL multiplier block (that is, the output of the divider) must be in the range 10.5–19.5 MHz.
- The output frequency of the PLL multiplier must be in the range 300-600 MHz.

When programming the PLL for a desired output frequency using the PLLDVF, PLLMLTF, and RNG fields, you must meet these constraints.

#### 2.5.2.2 Division Factors and Corresponding CLKIN Frequency Range

The value of the PLLDVF field determines the allowable CLKIN frequency range, as shown in **Table 10**.

Table 10. CLKIN Frequency Ranges by Divide Factor Value

PLLDVF Field Value	Divide Factor	CLKIN Frequency Range	Comments				
0x00	1	10.5 to 19.5 MHz	Pre-Division by 1				
0x01	2	21 to 39 MHz	Pre-Division by 2				
0x02	3	31.5 to 58.5 MHz	Pre-Division by 3				
0x03	4	42 to 78 MHz	Pre-Division by 4				
0x04	5	52.5 to 97.5 MHz	Pre-Division by 5				
0x05	6	63 to 100 MHz	Pre-Division by 6				
0x06	7	73.5 to 100 MHz	Pre-Division by 7				
0x07	8	84 to 100 MHz	Pre-Division by 8				
0x08	9	94.5 to 100 MHz	Pre-Division by 9				
Note: The ma	Note: The maximum CLKIN frequency is 100 MHz. Therefore, the PLLDVF value must be in the range from 1–9.						

#### 2.5.2.3 Multiplication Factor Range

The multiplier block output frequency ranges depend on the input clock frequency as shown in Table 11.

**Table 11. PLLMLTF Ranges** 

	Multiplier Block (Loop) Output Range	Minimum PLLMLTF Value	Maximum PLLMLTF Value
	300 ≤ [Pre-Divided Clock × (PLLMLTF + 1)] ≤ 600 MHz	300/Pre-Divided Clock	600/Pre-Divided Clock
Note:	This table results from the allowed range for $F_{\text{Loop}}$ . The minim frequency of the Pre-Divided Clock.	num and maximum multiplication fa	ctors are dependent on the

### 2.5.2.4 Allowed Core Clock Frequency Range

The frequency delivered to the core, extended core, and peripheral depends on the value of the CLKCTRL[RNG] bit as shown in **Table 12**.

Table 12. F<sub>vco</sub> Frequency Ranges

CLKCTRL[RNG] Value	Allowed Range of F <sub>vco</sub>			
1	300 ≤ F <sub>vco</sub> ≤ 600 MHz			
0	150 ≤ F <sub>vco</sub> ≤ 300 MHz			
Note: This table results from the	ote: This table results from the allowed range for F <sub>vco</sub> , which is F <sub>Loop</sub> modified by CLKCTRL[RNG].			

This bit along with the CKSEL determines the frequency range of the core clock.

MSC7110 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11

**Table 13. Resulting Ranges Permitted for the Core Clock** 

CLKCT	RL[CKSEL]	CLKCTRL[RNG]	Resulting Division Factor	Allowed Range of Core Clock	Comments		
	11	1	1	Reserved	Reserved		
	11	0	2	150 ≤ Core_Clk ≤ 200 MHz	Limited by range of PLL		
	01	1	2	150 ≤ Core_Clk ≤ 200 MHz	Limited by range of PLL		
	01	0	4	75 ≤ Core_Clk ≤ 150 MHz	Limited by range of PLL		
Note:	Note: This table results from the allowed range for F <sub>OUT</sub> , which depends on clock selected via CLKCTRL[CKSEL].						

#### 2.5.2.5 Core Clock Frequency Range When Using DDR Memory

The core clock can also be limited by the frequency range of the DDR devices in the system. **Table 14** summarizes this restriction.

Table 14. Core Clock Ranges When Using DDR

DDR Type	Allowed Frequency Range for DDR CK	Corresponding Range for the Core Clock	Comments	
DDR 200 (PC-1600)	83–100 MHz	166 ≤ core clock ≤ 200 MHz	Core limited to 2 × maximum DDR frequency	
DDR 266 (PC-2100)	83–133 MHz	166 ≤ core clock ≤ 266 MHz	Core limited to 2 × maximum DDR frequency	
DDR 333 (PC-2600)	83–150 MHz	166 ≤ core clock ≤ 300 MHz	Core limited to 2 × maximum DDR frequency	

### 2.5.3 Reset Timing

The MSC7110 device has several inputs to the reset logic. All MSC7110 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. **Table 15** describes the reset sources.

**Table 15. Reset Sources** 

Name	Direction	Description		
Power-on reset (PORESET)	Input	Initiates the power-on reset flow that resets the MSC7110 and configures various attributes of the MSC7110. On PORESET, the entire MSC7110 device is reset. SPLL and DLL states are reset, HRESET is driven, the SC1400 extended core is reset, and system configuration is sampled. The system is configured only when PORESET is asserted.		
External Hard reset (HRESET)	Input/ Output	Initiates the hard reset flow that configures various attributes of the MSC7110. While HRESET is asserted, HRESET is an open-drain output. Upon hard reset, HRESET is driven and the SC1400 extended core is reset.		
Software watchdog reset	Internal	When the MSC7110 watchdog count reaches zero, a software watchdog reset is signalled. The enabled software watchdog event then generates an internal hard reset sequence.		
Bus monitor reset	Internal	When the MSC7110 bus monitor count reaches zero, a bus monitor hard reset is asserted. The enabled bus monitor event then generates an internal hard reset sequence.		
JTAG EXTEST, CLAMP, or HIGHZ command	Internal	When a Test Access Port (TAP) executes an EXTEST, CLAMP, or HIGHZ command, the TAP logic asserts an internal reset signal that generates an internal soft reset sequence.		

**Table 16** summarizes the reset actions that occur as a result of the different reset sources.



**Table 16. Reset Actions for Each Reset Source** 

	Power-On Reset (PORESET)	H <u>ard Rese</u> t (HRESET)	Soft Reset (SRESET)	
Reset Action/Reset Source	External only	External or Internal (Software Watchdog or Bus Monitor)	JTAG Command: EXTEST, CLAMP, or HIGHZ	
Configuration pins sampled (refer to <b>Section 2.5.3.1</b> for details).	Yes	No	No	
PLL and clock synthesis states Reset	Yes	No	No	
HRESET Driven	Yes	Yes	No	
Software watchdog and bus time-out monitor registers	Yes	Yes	Yes	
Clock synthesis modules (STOPCTRL, HLTREQ, and HLTACK) reset	Yes	Yes	Yes	
Extended core reset	Yes	Yes	Yes	
Peripheral modules reset	Yes	Yes	Yes	

#### Power-On Reset (PORESET) Pin 2.5.3.1

Asserting PORESET initiates the power-on reset flow. PORESET must be asserted externally for at least 16 CLKIN cycles after external power to the MSC7110 reaches at least 2/3 V<sub>DD</sub>.

#### 2.5.3.2 **Reset Configuration**

The MSC7110 has two mechanisms for writing the reset configuration:

- From a host through the host interface (HDI16)
- From memory through the I<sup>2</sup>C interface

Five signal levels (see Chapter 1 for signal description details) are sampled on PORESET deassertion to define the boot and operating conditions:

- BM[0-1]
- **SWTE**
- H8BIT
- **HDSP**

#### 2.5.3.3 **Reset Timing Tables**

**Table 17** and **Figure 4** describe the reset timing for a reset configuration write.

Table 17. Timing for a Reset Configuration Write

No.	Characteristics	Expression	Unit	
1	Required external PORESET duration minimum	16/F <sub>CLKIN</sub>	clocks	
2	Delay from PORESET deassertion to HRESET deassertion	521/F <sub>CLKIN</sub>	clocks	
Note: Timings are not tested, but are guaranteed by design.				

MSC7110 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11 Freescale Semiconductor 23






Figure 4. Timing Diagram for a Reset Configuration Write

### 2.5.4 DDR DRAM Controller Timing

This section provides the AC electrical characteristics for the DDR DRAM interface.

#### 2.5.4.1 DDR DRAM Input AC Timing Specifications

Table 18 provides the input AC timing specifications for the DDR DRAM interface.

No.	Parameter	Symbol		М		
			Min	Mask Set 1L44X	Mask Set 1M88B	Unit
_	AC input low voltage	V <sub>IL</sub>	_	V <sub>REF</sub> – 0.31	V <sub>REF</sub> – 0.31	V
_	AC input high voltage	V <sub>IH</sub>	V <sub>REF</sub> + 0.31	V <sub>DDM</sub> + 0.3	V <sub>DDM</sub> + 0.3	V
201	Maximum Dn input setup skew relative to DQSn input	_	_	1026	900	ps
202	Maximum Dn input hold skew relative to DQSn	_	_	386	900	ps

Table 18. DDR DRAM Input AC Timing

Notes:

input

- 1. Maximum possible skew between a data strobe (DQSn) and any corresponding bit of data (D[8n +  $\{0...7\}$ ] if  $0 \le n \le 7$ ).
- 2. See Table 19 for t<sub>CK</sub> value.
- 3. Dn should be driven at the same time as DQSn. This is necessary because the DQSn centering on the DQn data tenure is done internally.




Figure 5. DDR DRAM Input Timing Diagram

MSC7110 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11



#### 2.5.4.2 DDR DRAM Output AC Timing Specifications

Table 19 and Table 20 list the output AC timing specifications and measurement conditions for the DDR DRAM interface.

**Table 19. DDR DRAM Output AC Timing** 

No.			М			
	Parameter	Symbol	Mask Set 1L44X	Mask Set 1M88B	Max	Unit
200	CK cycle time, (CK/CK crossing) <sup>1</sup> • 100 MHz (DDR200) • 133 MHz (DDR266)	t <sub>CK</sub>	10 Not applicable	1.0 7.52		ns ns
204	An/RAS/CAS/WE/CKE output setup with respect to CK	t <sub>DDKHAS</sub>	$0.5 \times t_{CK} - 2250$	$0.5 \times t_{CK} - 1000$	_	ps
205	An/RAS/CAS/WE/CKE output hold with respect to CK	t <sub>DDKHAX</sub>	0.5 × t <sub>CK</sub> – 1250	$0.5 \times t_{CK} - 1000$	_	ps
206	CSn output setup with respect to CK	t <sub>DDKHCS</sub>	$0.5 \times t_{CK} - 2250$	$0.5 \times t_{CK} - 1000$	_	ps
207	CSn output hold with respect to CK	t <sub>DDKHCX</sub>	$0.5 \times t_{\text{CK}} - 1250$	$0.5 \times t_{CK} - 1000$	_	ps
208	CK to DQSn <sup>2</sup>	t <sub>DDKHMH</sub>	-600	-600	600	ps
209	Dn/DQMn output setup with respect to DQSn <sup>3</sup>	t <sub>DDKHDS,</sub> t <sub>DDKLDS</sub>	0.25 × t <sub>MCK</sub> – 1050	$0.25 \times t_{CK} - 750$	_	ps
210	Dn/DQMn output hold with respect to DQSn <sup>3</sup>	t <sub>DDKHDX,</sub> t <sub>DDKLDX</sub>	$0.25 \times t_{CK} - 1050$	$0.25 \times t_{CK} - 750$	_	ps
211	DQSn preamble start <sup>4</sup>	t <sub>DDKHMP</sub>	$-0.25 \times t_{CK}$	$-0.25 \times t_{CK}$	_	ps
212	DQSn epilogue end <sup>5</sup>	t <sub>DDKHME</sub>	-600	-600	600	ps

#### Notes:

- I. All CK/CK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 2. t<sub>DDKHMH</sub> can be modified through the TCFG2[WRDD] DQSS override bits. The DRAM requires that the first write data strobe arrives 75–125% of a DRAM cycle after the write command is issued. Any skew between DQSn and CK must be considered when trying to achieve this 75%–125% goal. The TCFG2[WRDD] bits can be used to shift DQSn by 1/4 DRAM cycle increments. The skew in this case refers to an internal skew existing at the signal connections. By default, the CK/CK crossing occurs in the middle of the control signal (An/RAS/CAS/WE/CKE) tenure. Setting TCFG2[ACSM] bit shifts the control signal assertion 1/2 DRAM cycle earlier than the default timing. This means that the signal is asserted no earlier than 410 ps before the CK/CK crossing and no later than 677 ps after the crossing time; the device uses 1087 ps of the skew budget (the interval from –410 to +677 ps). Timing is verified by referencing the falling edge of CK. See Chapter 10 of the MSC711x Reference Manual for details.
- 3. Determined by maximum possible skew between a data strobe (DQS) and any corresponding bit of data. The data strobe should be centered inside of the data eye.
- 4. Please note that this spec is in reference to the DQSn first rising edge. It could also be referenced from CK(r), but due to programmable delay of the write strobes (TCFG2[WRDD]), there pre-amble may be extended for a full DRAM cycle. For this reason, we reference from DQSn.
- 5. All outputs are referenced to the rising edge of CK. Note that this is essentially the CK/DQSn skew in spec 208. In addition there is no real "maximum" time for the epilogue end. JEDEC does not require this is as a device limitation, but simply for the chip to guarantee fast enough write to read turn-around times. This is already guaranteed by the memory controller operation.