

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Data Sheet:

Document Number: MSC8122

Rev. 16, 12/2008

MSC8122



Quad Digital Signal Processor

- Four StarCoreTM SC140 DSP extended cores, each with an SC140 DSP core, 224 Kbyte of internal SRAM M1 memory (1436 Kbyte total), 16 way 16 Kbyte instruction cache (ICache), four-entry write buffer, external cache support, programmable interrupt controller (PIC), local interrupt controller (LIC), and low-power Wait and Stop processing modes.
- 475 Kbyte M2 memory for critical data and temporary data buffering.
- 4 Kbyte boot ROM.
- M2-accessible multi-core MQBus connecting the M2 memory
 with all four cores, operating at the core frequency, with data bus
 access of up to 128-bit reads and up to 64-bit writes, central
 efficient round-robin arbiter for core access to the bus, and atomic
 operation control of M2 memory access by the cores and the local
 bus.
- Internal PLL configured are reset by configuration signal values.
- 60x-compatible system bus with 64 or 32 bit data and 32-bit address bus, support for multi-master designs, four-beat burst transfers (eight-beat in 32-bit data mode), port size of 64/32/16/8 bits controlled by the internal memory controller, access to external memory or peripherals, access by an external host to internal resources, slave support with direct access to internal resources including M1 and M2 memories, and on-device arbitration for up to four master devices.
- Direct slave interface (DSI) using a 32/64-bit slave host interface with 21–25 bit addressing and 32/64-bit data transfers, direct access by an external host to internal and external resources, synchronous or asynchronous accesses with burst capability in synchronous mode, dual or single strobe mode, write and read buffers to improve host bandwidth, byte enable signals for 1/2/4/8-byte write granularity, sliding window mode for access using a reduced number of address pins, chip ID decoding to allow one CS signal to control multiple DSPs, broadcast mode to write to multiple DSPs, and big-endian/little-endian/munged support.
- Three mode signal multiplexing: 64-bit DSI and 32-bit system bus, 32-bit DSI and 64-bit system bus, or 32-bit DSI and 32-bit system bus.
- Flexible memory controller with three UPMs, a GPCM, a page-mode SDRAM machine, glueless interface to a variety of memories and devices, byte enables for 64- or 32-bit bus widths,

- 8 memory banks for external memories, and 2 memory banks for IPBus peripherals and internal memories.
- Multi-channel DMA controller with 16 time-multiplexed single channels, up to four external peripherals, DONE or DRACK protocol for two external peripherals, service for up to 16 internal requests from up to 8 internal FIFOs per channel, FIFO generated watermarks and hungry requests, priority-based time-multiplexing between channels using 16 internal priority levels or round-robin time-multiplexing between channels, flexible channel configuration with connection to local bus or system bus, and flyby transfer support that bypasses the FIFO.
- Up to four independent TDM modules with programmable word size (2, 4, 8, or 16-bit), hardware-base A-law/μ-law conversion, up to 128 Mbps data rate for all channels, with glueless interface to E1 or T1 framers, and can interface with H-MVIP/H.110 devices, TSI, and codecs such as AC-97.
- Ethernet controller with support for 10/100 Mbps MII/RMII/SMII including full- and half-duplex operation, full-duplex flow controls, out-of-sequence transmit queues, programmable maximum frame length including jumbo frames and VLAN tags and priority, retransmission after collision, CRC generation and verification of inbound/outbound packets, address recognition (including exact match, broadcast address, individual hash check, group hash check, and promiscuous mode), pattern matching, insertion with expansion or replacement for transmit frames, VLAN tag insertion, RMON statistics, local bus master DMA for descriptor fetching and buffer access, and optional multiplexing with GPIO (MII/RMII/SMII) or DSI/system bus signals lines (MII/RMII).
- UART with full-duplex operation up to 6.25 Mbps.
- Up to 32 general-purpose input/output (GPIO) ports.
- I²C interface that allows booting from EEPROM devices.
- Two timer modules, each with sixteen configurable 16-bit timers.
- Eight programmable hardware semaphores.
- Global interrupt controller (GIC) with interrupt consolidation and routing to INT_OUT, NMI_OUT, and the cores; thirty-two virtual maskable interrupts (8 per core) and four virtual NMI (one per core) that can be generated by a simple write access.
- Optional booting external memory, external host, UART, TDM, or I²C.





Table of Contents

1	Pin Assignments4	Figure 10.Internal Tick Spacing for Memory Controller Signals2
	1.1 FC-PBGA Ball Layout Diagrams4	Figure 11.SIU Timing Diagram
	1.2 Signal List By Ball Location	Figure 12.CLKOUT and CLKIN Signals
2	Electrical Characteristics	Figure 13.DMA Signals
	2.1 Maximum Ratings	Figure 14.Asynchronous Single- and Dual-Strobe Modes Read
	2.2 Recommended Operating Conditions14	Timing Diagram
	2.3 Thermal Characteristics	Figure 15.Asynchronous Single- and Dual-Strobe Modes Write
	2.4 DC Electrical Characteristics	Timing Diagram
	2.5 AC Timings	Figure 16. Asynchronous Broadcast Write Timing Diagram 3
3	Hardware Design Considerations39	Figure 17.DSI Synchronous Mode Signals Timing Diagram 3
	3.1 Start-up Sequencing Recommendations	Figure 18.TDM Inputs Signals
	3.2 Power Supply Design Considerations	Figure 19.TDM Output Signals
	3.3 Connectivity Guidelines	Figure 20.UART Input Timing
	3.4 External SDRAM Selection	Figure 21.UART Output Timing
	3.5 Thermal Considerations	Figure 22.Timer Timing
4	Ordering Information	Figure 23.MDIO Timing Relationship to MDC
5	Package Information	Figure 24.MII Mode Signal Timing
6	Product Documentation	Figure 25.RMII Mode Signal Timing
7	Revision History	Figure 26.SMII Mode Signal Timing
	at a f. Et mana a	Figure 27.GPIO Timing
LI	st of Figures	Figure 28.EE Pin Timing
Fig	ure 1. MSC8122 Block Diagram	Figure 29.Test Clock Input Timing Diagram
Fig	ure 2. StarCore SC140 DSP Extended Core Block Diagram 3	Figure 30.Boundary Scan (JTAG) Timing Diagram
Fig	ure 3. MSC8122 Package, Top View	Figure 31.Test Access Port Timing Diagram
Fig	ure 4. MSC8122 Package, Bottom View	Figure 32.TRST Timing Diagram
	ure 5. Overshoot/Undershoot Voltage for V _{IH} and V _{IL} 16	Figure 33.Core Power Supply Decoupling 4
	ure 6. Start-Up Sequence: V _{DD} and V _{DDH} Raised Together 17	Figure 34.V _{CCSYN} Bypass
Fig	ure 7. Start-Up Sequence: V _{DD} Raised Before V _{DDH} with CLKIN	Figure 35.MSC8122 Mechanical Information, 431-pin FC-PBGA
	Started with V _{DDH}	Package4
Fig	ure 8. Power-Up Sequence for V _{DDH} and V _{DD} /V _{CCSYN} 18	ů
Fig	ure 9. Timing Diagram for a Reset Configuration Write 21	







Figure 1. MSC8122 Block Diagram



Notes: 1. The arrows show the data transfer direction.
2. The QBus interface includes a bus switch, write buffer, fetch unit, and a control unit that defines four QBus banks. In addition, the QBC handles internal memory contentions.

Figure 2. StarCore SC140 DSP Extended Core Block Diagram



1 Pin Assignments

This section includes diagrams of the MSC8122 package ball grid array layouts and pinout allocation tables.

1.1 FC-PBGA Ball Layout Diagrams

Top and bottom views of the FC-PBGA package are shown in Figure 3 and Figure 4 with their ball location index numbers.



Top View 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 NMI OUT V_{DD} GND GND GND V_{DD} GND V_{DD} GND $\rm V_{\rm DD}$ GND $\rm V_{\rm DD}$ GND GND GPI00 GND GND . GPIO28 HCID1 V_{DD} V_{DD} V_{DD} GPIO2 GND HCID2 , HCID3 GND GND GND GPIO3 , GPI029 GPIO4 GPIO8 TDI V_{DD} GPIO2 HCID0 GPIO GPIO1 GPIO1 . GPIO1 TMS IRESE GND V_{DD} GND V_{DD} GND V_{DD} GND GND GND NMI V_{DD} GPIO20 GPIO18 GPIO16 GPIO11 GPIO14 GPIO19 HA29 HA22 GND $\rm V_{\rm DD}$ V_{DD} GND V_{DD} GND V_{DD} BADDF 31 ETHCF INT OUT ABB HA27 HA25 HA23 HA17 PWE0 ВМ0 BCTL0 GPIO15 GND GPIO17 GPIO22 HA24 HA28 HA19 TEST AACK GPIO24 GPIO2 HA20 V_{DD} BM1 V_{DD} A31 PSDA BADDE BCTL1 HA26 HA13 GND V_{DD} CLKIN BM2 DBG V_{DD} GND TT3 PSDA1 GPIO23 GND GPIO2 A30 HA18 BADDF PWE1 HA15 HA21 HA16 PWE3 GND GND GND GND CLKOU CS2 A28 BADDF 28 BADDF 29 HA14 HA11 GND GND GND GND GND CS3 HA12 V_{DDH} A22 $\rm V_{\rm DD}$ HD28 HD31 V_{DDH} GND GND GND GND GND V_{DDH} V_{DDH} A21 V_{DDH} V_{DDH} V_{DDH} HWBS HD26 HD30 HD29 HD24 PWE2 V_{DDH} HBCS GND GND HRDS BG CS0 PSDWE , GPI02 A20 HD20 HCLKIN GNDSY V_{CCSYN} V_{DDH} A19 DP6 GND HD22 TSZ1 TSZ3 GBL TT0 DP3 TS DP2 A18 V_{DD} V_{DD} HD18 A16 HWBS HW<u>B</u>S HD21 HD1 TSZ0 TSZ2 TBST GND HD17 HD0 V_{DD} HD16 HD19 HD2 D6 D8 D9 D11 D14 D15 D17 D19 D22 D25 D26 D28 D31 V_{DDH} A12 D3 A13 GND D10 D12 D13 D18 GND D24 D29 D20 A10 HD3 V_{DDH} A11 HD6 HD4 GND V_{DDH} V_{DDH} HDST HDST V_{DDH} HD40 V_{DDH} HD33 V_{DDH} HD32 A6 V_{DDH} V_{DDH} HD15 V_{DDH} HD9 V_{DD} HD60 HD58 GND V_{DDH} GND V_{DDH} GND HD7 HD51 GND HD43 HD37 HD34 A5 HD12 HD10 HD63 , HD59 GND HD52 GND HD46 GND HD42 HD38 HD35 HD14 HD54 АЗ HD13 HD11 HD8 HD62 HD45 HD44 HD61 HD57 HD53 HD47 HD41 HD39 HD36 GND

Figure 3. MSC8122 Package, Top View

Bottom View




Figure 4. MSC8122 Package, Bottom View



1.2 Signal List By Ball Location

Table 1 presents signal list sorted by ball number. -

Table 1. MSC8122 Signal Listing by Ball Designator

Des. Signal Name Des. Signal Name B3 V _{DD} C18 GPIO1/TIMERIO/CHIP_ID1/IRGS/ETHTXD1 B4 GND C19 GPIO3/TIMERIO/CHIP_ID1/IRGS/ETHTXD2 B5 GND C20 GPIO3/TDM3TS/N/IRGI/ETHTXD2 B6 NMI_OUT C21 GPIO3/TDM3TS/N/IRGI/ETHTXD3 B7 GND C22 GPIO6/TDM3RS/N/IRGI/ETHTXD2 B8 V _{DD} D2 TDI B9 GND D3 EE0 B10 V _{DD} D4 EE1 B11 GND D5 GND B12 V _{DD} D6 V _{DD} B13 GND D7 HCID2 B14 V _{DD} D8 HCID3/HA8 B15 GND D9 GND B16 V _{DD} D10 V _{DD} B17 GND D11 GND B18 V _{DD} D12 V _{DD} B19 GPIO0/CHIP_ID0/IRGI/ETHTXD0 D13 GND	Table 1. Wi300122 Signal Listing by Ball Designator					
B4 GND C19 GPIO7/TDM3RCLK/IRGS/ETHTXD3 B5 GND C20 GPIO3/TDM3TSYN/IRGT/ETHTXD2 B6 NMI_OUT C21 GPIO5/TDM3TSYN/IRGJ/ETHTXD3 B7 GND C22 GPIO6/TDM3TSYN/IRGJ/ETHTXD2 B8 V _{DD} D2 TDI B8 V _{DD} D4 EE1 B10 V _{DD} D4 EE1 B11 GND D5 GND B12 V _{DD} D6 V _{DDH} B13 GND D7 HGID2 B14 V _{DD} D8 HCID3/HA8 B15 GND D9 GND B16 V _{DD} D10 V _{DD} B17 GND D11 GND B18 V _{DD} D10 V _{DD} B19 GPIO0/CHIP_ID0/IRGJ/ETHTXD0 D13 GND B22 GND D14 V _{DD} B22 GND D16 GPIO29/CHIP_ID3/ETHTX_EN C2 <th>Des.</th> <th>Signal Name</th> <th>Des.</th> <th>Signal Name</th>	Des.	Signal Name	Des.	Signal Name		
B5 GND C20 GPIO3/TDM3TSYN/IRG1/ETHTXD2 B6 NMI_OUT C21 GPIO5/TDM3TDAT/IRG3/ETHRXD3 B7 GND C22 GPIO6/TDM3RSYN/IRG4/ETHRXD2 B8 VoD D2 TDI B9 GND D3 EE0 B10 VoD D4 EE1 B11 GND D5 GND B12 VoD D6 VoDH B13 GND D7 HCID2 B14 VoD D8 HCID3/HA8 B15 GND D9 GND B16 VoD D10 VoD B17 GND D11 GND B18 VoD D12 VoD B19 GPIO0/CHIP_ID0/IRG4/ETHTXD0 D13 GND B20 VoD D14 VoD B21 VoD D15 VoD B22 GND D16 GPIO31/TIMER3/SCL C2 GND D17	В3	V_{DD}	C18	GPIO1/TIMER0/CHIP_ID1/IRQ5/ETHTXD1		
B6 NMI_OUT C21 GPIOS/TDM3TDAT/IRQ3/ETHRXD3 B7 GND C22 GPIOGTDM3RSYN/IRQ4/ETHRXD2 B8 VpD D2 TDI B9 GND D3 EE0 B10 VpD D4 EE1 B11 GND D5 GND B12 VpD D6 VpDH B13 GND D7 HCID2 B14 VpD D8 HCID3/HAB B15 GND D9 GND B16 VpD D10 VpD B17 GND D11 GND B18 VpD D12 VpD B19 GPIO0/CHIP_ID0/IRQ4/ETHTXD0 D13 GND B20 VpD D14 VpD B21 VpD D15 VpD B22 GND D15 QPIO3/TIMER3/SCL C2 GND D17 GPIO3/TIMER3/SCL C2 GND D17 GPIO4/TDM	B4	GND	C19	GPIO7/TDM3RCLK/IRQ5/ETHTXD3		
B7 GND C22 GPIOG/TDM3RSYN/RQ4/ETHRXD2 B8 VDD D2 TDI B9 GND D3 EE0 B10 VDD D4 EE1 B11 GND D5 GND B12 VDD D6 VDDH B13 GND D7 HCID2 B14 VDD D8 HCID3/HA8 B15 GND D9 GND B16 VDD D9 GND B17 GND D11 GND B18 VDD D12 VDD B19 GPIO0/CHIP_ID0/IRQ4/ETHTXD0 D13 GND B20 VDD D14 VDD B21 VDD D15 VDD B22 GND D16 GPIO3/ITIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 VDD D18 VDH C4 TDO D19 GPIO4/TDM3TCLK/IRQ2/ETHTX_EN<	B5	GND	C20	GPIO3/TDM3TSYN/IRQ1/ETHTXD2		
B8 VDO D2 TDI B9 GND D3 EE0 B10 VDD D4 EE1 B11 GND D5 GND B12 VDD D6 VDDH B13 GND D7 HCID2 B14 VDD D8 HCID3/HAB B15 GND D9 GND B16 VDD D10 VDD B17 GND D11 GND B18 VDD D12 VDD B19 GPIO0/CHIP_ID0/IRQ4/ETHTXD0 D13 GND B20 VDD D14 VDD B21 VDD D15 VDD B22 GND D16 GPIO31/TIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 VDD D18 VDDH C4 TDO D19 GPIO4/TDM3TCLK/IRQ2/ETHTX_ER C5 SRESET D20 VDDH	B6	NMI_OUT	C21	GPIO5/TDM3TDAT/IRQ3/ETHRXD3		
B9 GND D3 EE0 B10 V _{DD} D4 EE1 B11 GND D5 GND B12 V _{DD} D6 V _{DDH} B13 GND D7 HCID2 B14 V _{DD} D8 HCID3/HA8 B15 GND D9 GND B16 V _{DD} D10 V _{DD} B17 GND D11 GND B18 V _{DD} D12 V _{DD} B19 GPIO0/CHIP_ID0/IRQ4/ETHTXD0 D13 GND B20 V _{DD} D14 V _{DD} B21 V _{DD} D15 V _{DD} B22 GND D16 GPIO3I/TIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 V _{DD} D18 QPIO3I/TIMER3/SCL C4 TDO D19 GPIO4/TDM3TCLK/IRG2/ETHTX_ER C5 SRESET D20 V _{DD} C6 GPIO28/UTXD/DREQ2	В7	GND	C22	GPIO6/TDM3RSYN/IRQ4/ETHRXD2		
B10 V _{DD} D4 EE1 B11 GND D5 GND B12 V _{DD} D6 V _{DDH} B13 GND D7 HCID2 B14 V _{DD} D8 HCID3/HA8 B15 GND D9 GND B16 V _{DD} D10 V _{DD} B17 GND D11 GND B18 V _{DD} D12 V _{DD} B19 GPIO0/CHIP_ID0/RQ4/ETHTXD0 D13 GND B20 V _{DD} D14 V _{DD} B21 V _{DD} D15 GND B22 GND D16 GPIO31/TIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 V _{DD} D18 AVDH_D3/ETHTX_EN C3 V _{DD} D18 AVDH_D3/ETHTX_EN C4 TDO D19 GPIO4/TDM3TCLK/RQ2/ETHTX_ER C5 SRESET D20 V _{DDH} C6 GPIO28/UTX	B8	V_{DD}	D2	TDI		
B11	В9	GND	D3	EE0		
B12 VDD D6 VDDH B13 GND D7 HCID2 B14 VDD D8 HCID3/HA8 B15 GND D9 GND B16 VDD D10 VDD B17 GND D11 GND B18 VDD D12 VDD B19 GPIO0/CHIP_ID0/IRG4/ETHTXD0 D13 GND B20 VDD D14 VDD B21 VDD D15 VDD B22 GND D16 GPIO31/TIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 VDD D18 VDH C4 TDO D19 GPIO4/TDM3TCLK/IRQ2/ETHTX_ER C5 SRESET D20 VDH C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/IRQ6/ETHCOL C8 GND E2 TCK C9 VDD E3 </td <td>B10</td> <td>V_{DD}</td> <td>D4</td> <td>EE1</td>	B10	V_{DD}	D4	EE1		
B13	B11	GND	D5	GND		
B14 VDD D8 HCID3/HA8 B15 GND D9 GND B16 VDD D10 VDD B17 GND D11 GND B18 VDD D12 VDD B19 GPIO0/CHIP_ID0/IRQ4/ETHTXD0 D13 GND B20 VDD D14 VDD B21 VDD D15 VDD B22 GND D16 GPIO31/TIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 VDD D18 VDDH C4 TDO D19 GPIO4/TDM3TCLK/IRQ2/ETHTX_ER C5 SRESET D20 VDDH C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/IRQ6/ETHCOL C8 GND E2 TCK C9 VDD E3 TRST C10 GND E4 TMS C11 VDD E5 </td <td>B12</td> <td>V_{DD}</td> <td>D6</td> <td>V_{DDH}</td>	B12	V_{DD}	D6	V_{DDH}		
B15 GND D9 GND B16 V _{DD} D10 V _{DD} B17 GND D11 GND B18 V _{DD} D12 V _{DD} B19 GPIO0/CHIP_ID0/ĪRQ4/ETHTXD0 D13 GND B20 V _{DD} D14 V _{DD} B21 V _{DD} D15 V _{DD} B22 GND D16 GPIO31/TIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 V _{DD} D18 V _{DDH} C4 TDO D19 GPIO4/TDM3TCLK/ĪRQ2/ETHTX_ER C5 SRESET D20 V _{DDH} C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/ĪRQ6/ETHCOL C8 GND E2 TCK C9 V _{DD} E3 TRST C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GN	B13	GND	D7	HCID2		
B16 VDD D10 VDD B17 GND D11 GND B18 VDD D12 VDD B19 GPIO0/CHIP_IDD/IRQ4/ETHTXD0 D13 GND B20 VDD D14 VDD B21 VDD D15 VDD B22 GND D16 GPIO31/TIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 VDD D18 VDH C4 TDO D19 GPIO4/TDM3TCLK/IRQ2/ETHTX_ER C5 SRESET D20 VDH C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/IRQ6/ETHCOL C8 GND E2 TCK C9 VDD E3 TRST C10 GND E4 TMS C11 VDD E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 VDD	B14	V_{DD}	D8	HCID3/HA8		
B17 GND D11 GND B18 V _{DD} D12 V _{DD} B19 GPIO0/CHIP_ID0/IRQ4/ETHTXD0 D13 GND B20 V _{DD} D14 V _{DD} B21 V _{DD} D15 V _{DD} B22 GND D16 GPIO31/TIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 V _{DD} D18 V _{DDH} C4 TDO D19 GPIO24/TIM37CLK/IRQ2/ETHTX_ER C5 SRESET D20 V _{DDH} C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/IRQ6/ETHCOL C8 GND E2 TCK C9 V _{DD} E3 TRST C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCIDO C14	B15	GND	D9	GND		
B18 V _{DD} D12 V _{DD} B19 GPIO0/CHIP_ID0/IRQ4/ETHTXD0 D13 GND B20 V _{DD} D14 V _{DD} B21 V _{DD} D15 V _{DD} B22 GND D16 GPIO31/TIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 V _{DD} D18 V _{DDH} C4 TDO D19 GPIO4/TDM3TCLK/IRQ2/ETHTX_ER C5 SRESET D20 V _{DDH} C6 GPIO28/UTXD/DREQ2 D21 GND C7 HGID1 D22 GPIO8/TDM3RDAT/IRQ6/ETHCOL C8 GND E2 TCK C9 V _{DD} E3 TRST C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCIDO C14 GND E8 GND C15	B16	V_{DD}	D10	V_{DD}		
B19 GPIOO/CHIP_IDO/ĪRQ4/ETHTXD0 D13 GND B20 V _{DD} D14 V _{DD} B21 V _{DD} D15 V _{DD} B22 GND D16 GPIO31/TIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 V _{DD} D18 V _{DDH} C4 TDO D19 GPIO4/TDM3TCLK/ĪRQ2/ETHTX_ER C5 SRESET D20 V _{DDH} C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/ĪRQ6/ETHCOL C8 GND E2 TCK C9 V _{DD} E3 TRST C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GPIO30/TIMER2/TMCLK/SDA E10 GND	B17	GND	D11	GND		
B20 V _{DD} D14 V _{DD} B21 V _{DD} D15 V _{DD} B22 GND D16 GPIO31/TIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 V _{DD} D18 V _{DDH} C4 TDO D19 GPIO4/TDM3TCLK/IRQ2/ETHTX_ER C5 SRESET D20 V _{DDH} C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/IRQ6/ETHCOL C8 GND E2 TCK C9 V _{DD} E3 TRST C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GPIO30/TIMER2/TMCLK/SDA E10 GND	B18	V_{DD}	D12	V_{DD}		
B21 VDD D15 VDD B22 GND D16 GPIO31/TIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 VDD D18 VDDH C4 TDO D19 GPIO4/TDM3TCLK/IRQ2/ETHTX_ER C5 SRESET D20 VDDH C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/IRQ6/ETHCOL C8 GND E2 TCK C9 VDD E3 TRST C10 GND E4 TMS C11 VDD E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 VDD E7 HCID0 C14 GND E8 GND C15 GND E9 VDD C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	B19	GPIO0/CHIP_ID0/IRQ4/ETHTXD0	D13	GND		
B22 GND D16 GPIO31/TIMER3/SCL C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 V _{DD} D18 V _{DDH} C4 TDO D19 GPIO4/TDM3TCLK/IRQ2/ETHTX_ER C5 SRESET D20 V _{DDH} C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/IRQ6/ETHCOL C8 GND E2 TCK C9 V _{DD} E3 TRST C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	B20	V_{DD}	D14	V_{DD}		
C2 GND D17 GPIO29/CHIP_ID3/ETHTX_EN C3 VDD D18 VDDH C4 TDO D19 GPIO4/TDM3TCLK/IRQ2/ETHTX_ER C5 SRESET D20 VDDH C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/IRQ6/ETHCOL C8 GND E2 TCK C9 VDD E3 TRST C10 GND E4 TMS C11 VDD E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 VDD E7 HCID0 C14 GND E8 GND C15 GND E9 VDD C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	B21	V _{DD}	D15	V_{DD}		
C3 V _{DD} D18 V _{DDH} C4 TDO D19 GPIO4/TDM3TCLK/IRQ2/ETHTX_ER C5 SRESET D20 V _{DDH} C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/IRQ6/ETHCOL C8 GND E2 TCK C9 V _{DD} E3 TRST C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	B22	GND	D16	GPIO31/TIMER3/SCL		
C4 TDO D19 GPIO4/TDM3TCLK/ĪRQ2/ETHTX_ER C5 SRESET D20 V _{DDH} C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/ĪRQ6/ETHCOL C8 GND E2 TCK C9 V _{DD} E3 TRST C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	C2	GND	D17	GPIO29/CHIP_ID3/ETHTX_EN		
C5 SRESET D20 V _{DDH} C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/IRQ6/ETHCOL C8 GND E2 TCK C9 V _{DD} E3 TRST C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	C3	V _{DD}	D18	V _{DDH}		
C6 GPIO28/UTXD/DREQ2 D21 GND C7 HCID1 D22 GPIO8/TDM3RDAT/IRQ6/ETHCOL C8 GND E2 TCK C9 V _{DD} E3 TRST C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	C4	TDO	D19	GPIO4/TDM3TCLK/IRQ2/ETHTX_ER		
C7 HCID1 D22 GPIO8/TDM3RDAT/IRQ6/ETHCOL C8 GND E2 TCK C9 V _{DD} E3 TRST C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	C5	SRESET	D20	V _{DDH}		
C8 GND E2 TCK C9 V _{DD} E3 TRST C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	C6	GPIO28/UTXD/DREQ2	D21	GND		
C9 V _{DD} E3 TRST C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	C7	HCID1	D22	GPIO8/TDM3RDAT/IRQ6/ETHCOL		
C10 GND E4 TMS C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	C8	GND	E2	TCK		
C11 V _{DD} E5 HRESET C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	C9	V _{DD}	E3	TRST		
C12 GND E6 GPIO27/URXD/DREQ1 C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	C10	GND	E4	TMS		
C13 V _{DD} E7 HCID0 C14 GND E8 GND C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	C11	V _{DD}	E5	HRESET		
C14 GND E8 GND C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	C12	GND	E6	GPIO27/URXD/DREQ1		
C15 GND E9 V _{DD} C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	C13	V_{DD}	E7	HCID0		
C16 GPIO30/TIMER2/TMCLK/SDA E10 GND	C14	GND	E8	GND		
	C15	GND	E9	V _{DD}		
C17	C16	GPIO30/TIMER2/TMCLK/SDA	E10	GND		
	C17	GPIO2/TIMER1/CHIP_ID2/IRQ6	E11	V_{DD}		



Table 1. MSC8122 Signal Listing by Ball Designator (continued)

Des.	Signal Name	Des. Signal Name		
E12	GND	G6	G6 HA17	
E13	V_{DD}	G7	7 PWE0/PSDDQM0/PBS0	
E14	GND	G8	V_{DD}	
E15	GND	G9	V_{DD}	
E16	V_{DD}	G10	ĪRQ3/BADDR31	
E17	GND	G11	BM0/TC0/BNKSEL0	
E18	GND	G12	ABB/IRQ4	
E19	GPIO9/TDM2TSYN/IRQ7/ETHMDIO	G13	V_{DD}	
E20	GPIO13/TDM2RCLK/IRQ11/ETHMDC	G14	ĪRQ7/ĪNT_OUT	
E21	GPIO10/TDM2TCLK/IRQ8/ETHRX_DV/ETHCRS_DV/NC	G15	ETHCRS/ETHRXD	
E22	GPIO12/TDM2RSYN/IRQ10/ETHRXD1/ETHSYNC	G16	V_{DD}	
F2	PORESET	G17	CS1	
F3	RSTCONF	G18	BCTL0	
F4	NMI	G19	GPIO15/TDM1TSYN/DREQ1	
F5	HA29	G20	GND	
F6	HA22	G21	GPIO17/TDM1TDAT/DACK1	
F7	GND	G22	GPIO22/TDM0TCLK/DONE2/DRACK2	
F8	V_{DD}	H2	HA20	
F9	V_{DD}	НЗ	HA28	
F10	V_{DD}	H4	V_{DD}	
F11	GND	H5	HA19	
F12	V_{DD}	H6	TEST	
F13	GND	H7	PSDCAS/PGPL3	
F14	V_{DD}	H8	PGTA/PUPMWAIT/PGPL4/PPBS	
F15	ETHRX_CLK/ETHSYNC_IN	H9	V_{DD}	
F16	ETHTX_CLK/ETHREF_CLK/ETHCLOCK	H10	BM1/TC1/BNKSEL1	
F17	GPIO20/TDM1RDAT	H11	ARTRY	
F18	GPIO18/TDM1RSYN/DREQ2	H12	AACK	
F19	GPIO16/TDM1TCLK/DONE1/DRACK1	H13	DBB/IRQ5	
F20	GPIO11/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXD	H14	HTA	
F21	GPIO14/TDM2RDAT/IRQ12/ETHRXD0/NC	H15	V_{DD}	
F22	GPIO19/TDM1RCLK/DACK2	H16	TT4/ <u>CS7</u>	
G2	HA24	H17	CS4	
G3	HA27	H18	GPIO24/TDM0RSYN/IRQ14	
G4	HA25	H19	GPIO21/TDM0TSYN	
G5	HA23	H20	V_{DD}	



Table 1. MSC8122 Signal Listing by Ball Designator (continued)

H21	Des.	Signal Name	Des.	Signal Name	
J2	H21	V_{DDH}	K15	V _{DD}	
J3	H22	A31	K16	TT2/CS5	
J4	J2	HA18	K17	ALE	
J5	J3	HA26	K18	CS2	
J6 GND K21 A29 J7 PSDAMUX/PGPL5 K22 A28 J8 BADDR27 L2 HA12 J9 V _{DD} L3 HA14 J10 CLKIN L4 HA11 J11 BM2TC2/BNKSEL2 L5 V _{DDH} J12 DEG L6 V _{DDH} J13 V _{DD} L7 BADDR28 J14 GND L8 IRO5/BADDR29 J15 V _{DD} L9 GND J16 TT3/GS6 L10 GND J17 PSDA10/PGPL0 L14 GND J18 BCTLT/GS5 L15 V _{DDH} J19 GPIO23/TDM0TDAT/RQT3 L16 GND J20 GND L17 GND J21 GPIO25/TDM0RCLK/IRQT5 L18 GS3 J22 A30 L19 V _{DDH} K2 HA15 L20 A27 K3 HA21 L21 A2	J4	V_{DD}	K19	GND	
J7 PSDAMUX/PGPL5 K22 A28 J8 BADDR27 L2 HA12 J9 V _{DD} L3 HA14 J10 CLKIN L4 HA11 J11 BM2/TC2/BNKSEL2 L5 V _{DDH} J12 DBG L6 V _{DDH} J13 V _{DD} L7 BADDR28 J14 GND L8 IRG5/BADDR29 J15 V _{DD} L9 GND J16 TT3/CS5 L10 GND J17 PSDA10/PGPL0 L14 GND J18 BCTL1/CS5 L15 V _{DDH} J19 GPIO23/TDMOTDAT/IRG13 L16 GND J20 GND L17 GND J21 GPIO25/TDMORCIK/IRG15 L18 CS3 J22 A30 L19 V _{DDH} K2 HA15 L20 A27 K3 HA21 L21 A25 K4 HA16 L22 <td< td=""><td>J5</td><td>HA13</td><td>K20</td><td>A26</td></td<>	J5	HA13	K20	A26	
J8	J6	GND	K21	A29	
J9	J7	PSDAMUX/PGPL5	K22	A28	
J10	J8	BADDR27	L2	HA12	
J11	J9	V _{DD}	L3	HA14	
J12 DBG	J10	CLKIN	L4	HA11	
J13	J11	BM2/TC2/BNKSEL2	L5	V _{DDH}	
J14	J12	DBG	L6	V _{DDH}	
J15	J13	V _{DD}	L7	BADDR28	
J16	J14	GND	L8	ĪRQ5/BADDR29	
J17	J15	V _{DD}	L9	GND	
J18	J16	TT3/ CS6	L10	GND	
J19 GPIO23/TDM0TDAT/ĪRQ13 L16 GND J20 GND L17 GND J21 GPIO25/TDM0RCLK/ĪRQ15 L18 CS3 J22 A30 L19 V _{DDH} K2 HA15 L20 A27 K3 HA21 L21 A25 K4 HA16 L22 A22 K5 PWE3/PSDDQM3/PBS3 M2 HD28 K6 PWE1/PSDDQM1/PBS1 M3 HD31 K7 POE/PSDRAS/PGPL2 M4 V _{DDH} K8 ĪRQ2/BADDR30 M5 GND K9 Reserved M6 GND K10 GND M7 GND K11 GND M8 V _{DD} K12 GND M10 GND K13 GND M10 GND K10 GND M10 GND K11 GND M9 V _{DDH} K13 GND M10 GND K10 GND M10 GND K10 GND M9 V _{DDH} K11 GND M9 V _{DDH} K12 GND M10 GND K13 GND M10 GND K10 GND M10 GND K110 GND M10 GND K121 GND M10 GND K131 GND M10 GND K141 GND M10 GND K151 GND M10 GND K152 GND M10 GND K153 GND M10 GND K154 GND M10 GND K155 GND M10 GND K156 GND M10 GND K157 GND M10 GND K158 GND M10 GND K159 GND M10 GND K150 GND M10 GND K151 GND M10 GND K152 GND M10 GND K153 GND M10 GND K154 GND M10 GND K155 GND M10 GND K156 GND M10 GND K157 GND M10 GND K158 GND M10 GND K159 GND M10 GND K150 GND M10 GND K150 GND M10 GND K151 GND M10 GND K152 GND M10 GND K153 GND M10 GND K154 GND M10 GND K155 GND M10 GND K156 GND M10 GND K157 GND M10 GND K157 GND M10 GND K158 GND M100 GND K159 GND M100 GND K150 GND GND GND GND K150 GND GND GND GND GND GND	J17	PSDA10/PGPL0	L14	GND	
J20 GND L17 GND J21 GPIO25/TDM0RCLK/IRQ15 L18 GS3 J22 A30 L19 VDDH K2 HA15 L20 A27 K3 HA21 L21 A25 K4 HA16 L22 A22 K5 PWE3/PSDDQM3/PBS3 M2 HD28 K6 PWE1/PSDDQM1/PBS1 M3 HD31 K7 POE/PSDRAS/PGPL2 M4 VDDH K8 IRQ2/BADDR30 M5 GND K9 Reserved M6 GND K10 GND M7 GND K11 GND M8 VDD K12 GND M9 VDDH K13 GND M10 GND	J18	BCTL1/CS5	L15	V_{DDH}	
J21 GPIO25/TDM0RCLK/IRQ15 L18 CS3 J22 A30 L19 VDDH K2 HA15 L20 A27 K3 HA21 L21 A25 K4 HA16 L22 A22 K5 PWE3/PSDDQM3/PBS3 M2 HD28 K6 PWE1/PSDDQM1/PBS1 M3 HD31 K7 POE/PSDRAS/PGPL2 M4 VDDH K8 IRQ2/BADDR30 M5 GND K9 Reserved M6 GND K10 GND M7 GND K11 GND M8 VDD K12 GND M9 VDDH K13 GND M10 GND	J19	GPIO23/TDM0TDAT/IRQ13	L16	GND	
J22 A30 L19 V _{DDH} K2 HA15 L20 A27 K3 HA21 L21 A25 K4 HA16 L22 A22 K5 PWE3/PSDDQM3/PBS3 M2 HD28 K6 PWE1/PSDDQM1/PBS1 M3 HD31 K7 POE/PSDRAS/PGPL2 M4 V _{DDH} K8 IRQ2/BADDR30 M5 GND K9 Reserved M6 GND K10 GND M7 GND K11 GND M8 V _{DD} K12 GND M9 V _{DDH} K13 GND M10 GND	J20	GND	L17	GND	
K2 HA15 L20 A27 K3 HA21 L21 A25 K4 HA16 L22 A22 K5 PWE3/PSDDQM3/PBS3 M2 HD28 K6 PWE1/PSDDQM1/PBS1 M3 HD31 K7 POE/PSDRAS/PGPL2 M4 VDDH K8 IRQ2/BADDR30 M5 GND K9 Reserved M6 GND K10 GND M7 GND K11 GND M8 VDD K12 GND M9 VDDH K13 GND M10 GND	J21	GPIO25/TDM0RCLK/IRQ15	L18	CS3	
K3 HA21 L21 A25 K4 HA16 L22 A22 K5 PWE3/PSDDQM3/PBS3 M2 HD28 K6 PWE1/PSDDQM1/PBS1 M3 HD31 K7 POE/PSDRAS/PGPL2 M4 VDDH K8 IRQ2/BADDR30 M5 GND K9 Reserved M6 GND K10 GND M7 GND K11 GND M8 VDD K12 GND M9 VDH K13 GND M10 GND	J22	A30	L19	V _{DDH}	
K4 HA16 L22 A22 K5 PWE3/PSDDQM3/PBS3 M2 HD28 K6 PWE1/PSDDQM1/PBS1 M3 HD31 K7 POE/PSDRAS/PGPL2 M4 VDDH K8 IRQ2/BADDR30 M5 GND K9 Reserved M6 GND K10 GND M7 GND K11 GND M8 VDD K12 GND M9 VDH K13 GND M10 GND	K2	HA15	L20	A27	
K5 PWE3/PSDDQM3/PBS3 M2 HD28 K6 PWE1/PSDDQM1/PBS1 M3 HD31 K7 POE/PSDRAS/PGPL2 M4 V _{DDH} K8 IRQ2/BADDR30 M5 GND K9 Reserved M6 GND K10 GND M7 GND K11 GND M8 V _{DD} K12 GND M9 V _{DDH} K13 GND M10 GND	К3	HA21	L21	A25	
K6 PWE1/PSDDQM1/PBS1 M3 HD31 K7 POE/PSDRAS/PGPL2 M4 V _{DDH} K8 IRQ2/BADDR30 M5 GND K9 Reserved M6 GND K10 GND M7 GND K11 GND M8 V _{DD} K12 GND M9 V _{DDH} K13 GND M10 GND	K4	HA16	L22	A22	
K7 POE/PSDRAS/PGPL2 M4 V _{DDH} K8 IRQ2/BADDR30 M5 GND K9 Reserved M6 GND K10 GND M7 GND K11 GND M8 V _{DD} K12 GND M9 V _{DDH} K13 GND M10 GND	K5	PWE3/PSDDQM3/PBS3	M2	HD28	
K8 IRQ2/BADDR30 M5 GND K9 Reserved M6 GND K10 GND M7 GND K11 GND M8 V _{DD} K12 GND M9 V _{DDH} K13 GND M10 GND	K6	PWE1/PSDDQM1/PBS1	М3	HD31	
K9 Reserved M6 GND K10 GND M7 GND K11 GND M8 V _{DD} K12 GND M9 V _{DDH} K13 GND M10 GND	K7	POE/PSDRAS/PGPL2	M4	V _{DDH}	
K10 GND M7 GND K11 GND M8 V _{DD} K12 GND M9 V _{DDH} K13 GND M10 GND	К8	ĪRQ2/BADDR30	M5		
K11 GND M8 V _{DD} K12 GND M9 V _{DDH} K13 GND M10 GND	К9	Reserved	M6	GND	
K12 GND M9 V _{DDH} K13 GND M10 GND	K10	GND	M7	GND	
K13 GND M10 GND	K11	GND	M8	V_{DD}	
K13 GND M10 GND	K12	GND	М9	V _{DDH}	
K14 CLKOUT M14 GND	K13	GND	M10		
	K14	CLKOUT	M14	GND	



Table 1. MSC8122 Signal Listing by Ball Designator (continued)

Des.	Signal Name	Des.	Signal Name	
M15	V _{DDH}	P12	V _{CCSYN}	
M16	HBRST	P13	GND	
M17	V_{DDH}	P14	GND	
M18	V_{DDH}	P15	TA	
M19	GND	P16	BR	
M20	V _{DDH}	P17	TEA	
M21	A24	P18	PSDVAL	
M22	A21	P19	DP0/DREQ1/EXT_BR2	
N2	HD26	P20	V _{DDH}	
N3	HD30	P21	GND	
N4	HD29	P22	A19	
N5	HD24	R2	HD18	
N6	PWE2/PSDDQM2/PBS2	R3	V_{DDH}	
N7	V_{DDH}	R4	GND	
N8	HWBS0/HDBS0/HWBE0/HDBE0	R5	HD22	
N9	HBCS	R6	HWBS6/HDBS6/HWBE6/HDBE6/PWE6/PSDDQM6/PBS6	
N10	GND	R7	HWBS4/HDBS4/HWBE4/HDBE4/PWE4/PSDDQM4/PBS4	
N14	GND	R8	TSZ1	
N15	HRDS/HRW/HRDE	R9	TSZ3	
N16	BG	R10	ĪRQ1/GBL	
N17	HCS	R11	V_{DD}	
N18	CS0	R12	V_{DD}	
N19	PSDWE/PGPL1	R13	V _{DD}	
N20	GPIO26/TDM0RDAT	R14	TT0/HA7	
N21	A23	R15	IRQ7/DP7/DREQ4	
N22	A20	R16	ĪRQ6/DP6/DREQ3	
P2	HD20	R17	ĪRQ3/DP3/DREQ2/EXT_BR3	
P3	HD27	R18	TS	
P4	HD25	R19	IRQ2/DP2/DACK2/EXT_DBG2	
P5	HD23	R20	A17	
P6	HWBS3/HDBS3/HWBE3/HDBE3	R21	A18	
P7	HWBS2/HDBS2/HWBE2/HDBE2	R22	A16	
P8	HWBS1/HDBS1/HWBE1/HDBE1	T2	HD17	
P9	HCLKIN	Т3	HD21	
P10	GND	T4	HD1/DSISYNC	
P11	GND _{SYN}	T5	HD0/SWTE	



Table 1. MSC8122 Signal Listing by Ball Designator (continued)

Des.	Signal Name	Des.	Signal Name
T6	HWBS7/HDBS7/HWBE7/HDBE7/PWE7/PSDDQM7/PBS7	U21	A12
T7	HWBS5/HDBS5/HWBE5/HDBE5/PWE5/PSDDQM5/PBS5	U22	A13
Т8	TSZ0	V2	HD3/MODCK1
T9	TSZ2	V3	V_{DDH}
T10	TBST	V4	GND
T11	V _{DD}	V5	D0
T12	D16	V6	D1
T13	TT1	V7	D4
T14	D21	V8	D5
T15	D23	V9	D7
T16	ĪRQ5/DP5/DACK4/EXT_BG3	V10	D10
T17	IRQ4/DP4/DACK3/EXT_DBG3	V11	D12
T18	ĪRQ1/DP1/DACK1/EXT_BG2	V12	D13
T19	D30	V13	D18
T20	GND	V14	D20
T21	A15	V15	GND
T22	A14	V16	D24
U2	HD16	V17	D27
U3	HD19	V18	D29
U4	HD2/DSI64	V19	A8
U5	D2	V20	A9
U6	D3	V21	A10
U7	D6	V22	A11
U8	D8	W2	HD6
U9	D9	W3	HD5/CNFGS
U10	D11	W4	HD4/MODCK2
U11	D14	W5	GND
U12	D15	W6	GND
U13	D17	W7	V _{DDH}
U14	D19	W8	V _{DDH}
U15	D22	W9	GND
U16	D25	W10	HDST1/HA10
U17	D26	W11	HDST0/HA9
U18	D28	W12	V _{DDH}
U19	D31	W13	GND
U20	V _{DDH}	W14	HD40/D40/ETHRXD0



Table 1. MSC8122 Signal Listing by Ball Designator (continued)

Des.	Signal Name	Des.	Signal Name	
W15	V_{DDH}	AA9	V_{DDH}	
W16	HD33/D33/reserved	AA10	HD54/D54/ETHTX_EN	
W17	V_{DDH}	AA11	HD52/D52	
W18	HD32/D32/reserved	AA12	V_{DDH}	
W19	GND	AA13	GND	
W20	GND	AA14	V _{DDH}	
W21	A7	AA15	HD46/D46/ETHTXT0	
W22	A6	AA16	GND	
Y2	HD7	AA17	HD42/D42/ETHRXD2/reserved	
Y3	HD15	AA18	HD38/D38/reserved	
Y4	V_{DDH}	AA19	HD35/D35/reserved	
Y5	HD9	AA20	A0	
Y6	V_{DD}	AA21	A2	
Y7	HD60/D60/ETHCOL/reserved	AA22	A3	
Y8	HD58/D58/ETHMDC	AB2	GND	
Y9	GND	AB3	HD13	
Y10	V_{DDH}	AB4	HD11	
Y11	HD51/D51	AB5	HD8	
Y12	GND	AB6	HD62/D62	
Y13	V_{DDH}	AB7	AB7 HD61/D61	
Y14	HD43/D43/ETHRXD3/reserved	AB8	HD57/D57/ETHRX_ER	
Y15	GND	AB9	HD56/D56/ETHRX_DV/ETHCRS_DV	
Y16	V_{DDH}	AB10	AB10 HD55/D55/ETHTX_ER/reserved	
Y17	GND	AB11	HD53/D53	
Y18	HD37/D37/reserved	AB12	HD50/D50	
Y19	HD34/D34/reserved	AB13	HD49/D49/ETHTXD3/reserved	
Y20	V_{DDH}	AB14	HD48/D48/ETHTXD2/reserved	
Y21	A4	AB15	HD47/D47/ETHTXD1	
Y22	A5	AB16	HD45/D45	
AA2	V_{DD}	AB17	AB17 HD44/D44	
AA3	HD14	AB18	AB18 HD41/D41/ETHRXD1	
AA4	HD12	AB19	AB19 HD39/D39/reserved	
AA5	HD10	AB20	AB20 HD36/D36/reserved	
AA6	HD63/D63	AB21	A1	
AA7	HD59/D59/ETHMDIO	AB22	AB22 V _{DD}	
AA8	GND			



2 Electrical Characteristics

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the MSC8122 Reference Manual.

2.1 Maximum Ratings

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 2 describes the maximum electrical ratings for the MSC8122.

Table 2. Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Core and PLL supply voltage	V _{DD}	-0.2 to 1.6	V
I/O supply voltage	V _{DDH}	-0.2 to 4.0	V
Input voltage	V _{IN}	-0.2 to 4.0	V
Maximum operating temperature: • Standard range • Extended range	TJ	90 105	°C
Minimum operating temperature • Standard range • Extended range	TJ	0 -40	°C
Storage temperature range	T _{STG}	-55 to +150	°C

Notes: 1. Functional operating conditions are given in Table 3.

- 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage.
- 3. Section 3.5, Thermal Considerations includes a formula for computing the chip junction temperature (T,).



2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

Table 3. Recommended Operating Conditions

Rating	Symbol	Value	Unit
Core and PLL supply voltage: • Standard — 400 MHz — 500 MHz • Reduced (300 and 400 MHz)	V _{DD} V _{CCSYN}	1.14 to 1.26 1.16 to 1.24 1.07 to 1.13	V V V
I/O supply voltage	V _{DDH}	3.135 to 3.465	V
Input voltage	V _{IN}	–0.2 to V _{DDH} +0.2	V
Operating temperature range: • Standard • Extended	T _J T _J	0 to 90 –40 to 105	όô

2.3 Thermal Characteristics

Table 4 describes thermal characteristics of the MSC8122 for the FC-PBGA packages.

Table 4. Thermal Characteristics for the MSC8122

Charactariatio	Complete	FC-PBGA 20 × 20 mm ⁵		
Characteristic	Symbol	Natural Convection	200 ft/min (1 m/s) airflow	Unit
Junction-to-ambient ^{1, 2}	$R_{ heta JA}$	26	21	°C/W
Junction-to-ambient, four-layer board ^{1, 3}	$R_{ heta JA}$	19	15	°C/W
Junction-to-board (bottom) ⁴	$R_{\theta JB}$	9		°C/W
Junction-to-case ⁵	$R_{ heta JC}$	0.9		°C/W
Junction-to-package-top ⁶	Ψ_{JT}	1		°C/W

Notes:

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD 51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- **6.** Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Section 3.5, Thermal Considerations provides a detailed explanation of these characteristics.



2.4 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MSC8122. The measurements in **Table 5** assume the following system conditions:

- $T_A = 25 \, ^{\circ}C$
- V_{DD} =
 - $-300/400 \text{ MHz} 1.1 \text{ V nominal} = 1.07-1.13 \text{ V}_{DC}$
 - $-400 \text{ MHz} 1.2 \text{ V nominal} = 1.14-1.26 \text{ V}_{DC}$
 - 500 MHz 1.2 V nominal = 1.16–1.24 V_{DC}
- $V_{DDH} = 3.3 \text{ V} \pm 5\% \text{ V}_{DC}$
- GND = $0 V_{DC}$

Note: The leakage current is measured for nominal V_{DDH} and V_{DD} .

Table 5. DC Electrical Characteristics

Characteristic	Symbol	Min	Typical	Max	Unit
Input high voltage ¹ , all inputs except CLKIN	V _{IH}	2.0	_	3.465	V
Input low voltage ¹	V _{IL}	GND	0	0.8	V
CLKIN input high voltage	V _{IHC}	2.4	3.0	3.465	V
CLKIN input low voltage	V _{ILC}	GND	0	0.8	V
Input leakage current, V _{IN} = V _{DDH}	I _{IN}	-1.0	0.09	1	μΑ
Tri-state (high impedance off state) leakage current, $V_{IN} = V_{DDH}$	l _{OZ}	-1.0	0.09	1	μΑ
Signal low input current, V _{IL} = 0.8 V ²	ΙL	-1.0	0.09	1	μΑ
Signal high input current, V _{IH} = 2.0 V ²	I _H	-1.0	0.09	1	μΑ
Output high voltage, I _{OH} = -2 mA, except open drain pins	V _{OH}	2.0	3.0	_	V
Output low voltage, I _{OL} = 3.2 mA	V _{OL}	_	0	0.4	V
V _{CCSYN} PLL supply current	I _{VCCSYN}	_	2	4	mA
Internal supply current: • Wait mode • Stop mode	I _{DDW} I _{DDS}		375 ³ 290 ³		mA mA
Typical power 400 MHz at 1.2 V ⁴	Р	_	1.15	_	W

Notes:

- 1. See Figure 5 for undershoot and overshoot voltages.
- 2. Not tested. Guaranteed by design.
- 3. Measured for 1.2 V core at 25°C junction temperature.
- 4. The typical power values were measured using an EFR code with the device running at a junction temperature of 25°C. No peripherals were enabled and the ICache was not enabled. The source code was optimized to use all the ALUs and AGUs and all four cores. It was created using CodeWarrior® 2.5. These values are provided as examples only. Power consumption is application dependent and varies widely. To assure proper board design with regard to thermal dissipation and maintaining proper operating temperatures, evaluate power consumption for your application and use the design guidelines in **Chapter 4** of this document and in *MSC8102*, *MSC8122*, and *MSC8126* Thermal Management Design Guidelines (AN2601).






Figure 5. Overshoot/Undershoot Voltage for VIH and VIL

2.5 AC Timings

The following sections include illustrations and tables of clock diagrams, signals, and parallel I/O outputs and inputs. When systems such as DSP farms are developed using the DSI, use a device loading of 4 pF per pin. AC timings are based on a 20 pF load, except where noted otherwise, and a 50 Ω transmission line. For loads smaller than 20 pF, subtract 0.06 ns per pF down to 10 pF load. For loads larger than 20 pF, add 0.06 ns for SIU/Ethernet/DSI delay and 0.07 ns for GPIO/TDM/timer delay. When calculating overall loading, also consider additional RC delay.

2.5.1 Output Buffer Impedances

Output Buffers	Typical Impedance (Ω)	
System bus	50	
Memory controller	50	
Parallel I/O 50		
Note: These are typical values at 65°C. The impedance may vary by ±25% depending on device process and operating temperature.		

Table 6. Output Buffer Impedances

2.5.2 Start-Up Timing

Starting the device requires coordination among several input sequences including clocking, reset, and power. **Section 2.5.3** describes the clocking characteristics. **Section 2.5.4** describes the reset and power-up characteristics. You must use the following guidelines when starting up an MSC8122 device:

- PORESET and TRST must be asserted externally for the duration of the power-up sequence. See **Table 11** for timing.
- If possible, bring up the V_{DD} and V_{DDH} levels together. For designs with separate power supplies, bring up the V_{DD} levels and then the V_{DDH} levels (see **Figure 7**).
- CLKIN should start toggling at least 16 cycles (starting after V_{DDH} reaches its nominal level) before PORESET deassertion to guarantee correct device operation (see Figure 6 and Figure 7).
- CLKIN must not be pulled high during V_{DDH} power-up. CLKIN can toggle during this period.

Note: See **Section 3.1** for start-up sequencing recommendations and **Section 3.2** for power supply design recommendations.

The following figures show acceptable start-up sequence examples. **Figure 6** shows a sequence in which V_{DD} and V_{DDH} are raised together. **Figure 7** shows a sequence in which V_{DDH} is raised after V_{DD} and CLKIN begins to toggle as V_{DDH} rises.






Figure 6. Start-Up Sequence: V_{DD} and $\mathrm{V}_{\mathrm{DDH}}$ Raised Together




Figure 7. Start-Up Sequence: V_{DD} Raised Before V_{DDH} with CLKIN Started with V_{DDH}

rical Characteristics

In all cases, the power-up sequence must follow the guidelines shown in Figure 8.




Figure 8. Power-Up Sequence for $\rm V_{DDH}$ and $\rm V_{DD}/\rm V_{CCSYN}$

The following rules apply:

- 1. During time interval A, V_{DDH} should always be equal to or less than the V_{DD}/V_{CCSYN} voltage level. The duration of interval A should be kept below 10 ms.
- 2. The duration of timing interval B should be kept as small as possible and less than 10 ms.

2.5.3 Clock and Timing Signals

The following sections include a description of clock signal characteristics. **Table 7** shows the maximum frequency values for internal (Core, Reference, Bus, and DSI) and external (CLKIN and CLKOUT) clocks. The user must ensure that maximum frequency values are not exceeded.

 Characteristic
 Maximum in MHz

 Core frequency
 300/400/500

 Reference frequency (REFCLK)
 100/133/166

 Internal bus frequency (BLCK)
 100/133/166

 DSI clock frequency (HCLKIN)
 HCLKIN ≤ (min{70 MHz, CLKOUT})

 • Core frequency = 400/500 MHz
 HCLKIN ≤ (min{100 MHz, CLKOUT})

 External clock frequency (CLKIN or CLKOUT)
 100/133/166

Table 7. Maximum Frequencies

Table 8. Clock Frequencies

Ob and about the a	0	300 MHz Device		400 MHz Device		500 MHz Device	
Characteristics	Symbol	Min	Max	Min	Max	Min	Max
CLKIN frequency	F _{CLKIN}	20	100	20	133.3	20	166.7
BCLK frequency	F _{BCLK}	40	100	40	133.3	40	166.7
Reference clock (REFCLK) frequency	F _{REFCLK}	40	100	40	133.3	40	166.7
Output clock (CLKOUT) frequency	F _{CLKOUT}	40	100	40	133.3	40	166.7
SC140 core clock frequency	F _{CORE}	200	300	200	400	200	500



Table 9. System Clock Paramet

Characteristic	Min	Max	Unit
Phase jitter between BCLK and CLKIN	_	0.3	ns
CLKIN frequency	20	see Table 8	MHz
CLKIN slope	_	3	ns
CLKIN period jitter ¹	_	150	ps
CLKIN jitter spectrum	150	_	KHz
PLL input clock (after predivider)	20	100	MHz
PLL output frequency (VCO output) • 300 MHz core • 400 MHz core • 500 MHz core	800	1200 1600 2000	MHz MHz MHz MHz
CLKOUT frequency jitter ¹	_	200	ps
CLKOUT phase jitter ¹ with CLKIN phase jitter of ±100 ps.	_	500	ps

Not tested. Guaranteed by design.

2.5.4 **Reset Timing**

The MSC8122 has several inputs to the reset logic:

- Power-on reset (PORESET)
- External hard reset (HRESET)
- External soft reset (SRESET)
- Software watchdog reset
- Bus monitor reset
- Host reset command through JTAG

All MSC8122 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. Table 10 describes the reset sources.

Table 10. Reset Sources

Name	Direction	Description
Power-on reset (PORESET)	Input	Initiates the power-on reset flow that resets the MSC8122 and configures various attributes of the MSC8122. On PORESET, the entire MSC8122 device is reset. SPLL states is reset, HRESET and SRESET are driven, the SC140 extended cores are reset, and system configuration is sampled. The clock mode (MODCK bits), reset configuration mode, boot mode, Chip ID, and use of either a DSI 64 bits port or a System Bus 64 bits port are configured only when PORESET is asserted.
External hard reset (HRESET)	Input/ Output	Initiates the hard reset flow that configures various attributes of the MSC8122. While HRESET is asserted, SRESET is also asserted. HRESET is an open-drain pin. Upon hard reset, HRESET and SRESET are driven, the SC140 extended cores are reset, and system configuration is sampled. The most configurable features are reconfigured. These features are defined in the 32-bit hard reset configuration word described in Hard Reset Configuration Word section of the Reset chapter in the MSC8122 Reference Manual.
External soft reset (SRESET)	Input/ Output	Initiates the soft reset flow. The MSC8122 <u>detects</u> an external assertion of <u>SRESET</u> only <u>if it occurs</u> while the MSC8122 is not asserting reset. <u>SRESET</u> is an open-drain pin. Upon soft reset, <u>SRESET</u> is driven, the SC140 extended cores are reset, and system configuration is maintained.
Software watchdog reset	Internal	When the MSC8122 watchdog count reaches zero, a software watchdog reset is signalled. The enabled software watchdog event then generates an internal hard reset sequence.
Bus monitor reset	Internal	When the MSC8122 bus monitor count reaches zero, a bus monitor hard reset is asserted. The enabled bus monitor event then generates an internal hard reset sequence.
Host reset command through the TAP	Internal	When a host reset command is written through the Test Access Port (TAP), the TAP logic asserts the soft reset signal and an internal soft reset sequence is generated.

MSC8122 Quad Digital Signal Processor Data Sheet, Rev. 16



Table 11 summarizes the reset actions that occur as a result of the different reset sources.

Table 11. Reset Actions for Each Reset Source

Reset Action/Reset Source	Power-On Reset (PORESET)	Hard Reset (HRESET)	Soft Reset (SRESET)			
neset Action/neset Source	External only	External or Internal (Software Watchdog or Bus Monitor)	External	JTAG Command: EXTEST, CLAMP, or HIGHZ		
Configuration pins sampled (Refer to Section 2.5.4.1 for details).	Yes	No	No	No		
SPLL state reset	Yes	No	No	No		
System reset configuration write through the DSI	Yes	No	No	No		
System reset configuration write though the system bus	Yes	Yes	No	No		
HRESET driven	Yes	Yes	No	No		
SIU registers reset	Yes	Yes	No	No		
IPBus modules reset (TDM, UART, Timers, DSI, IPBus master, GIC, HS, and GPIO)	Yes	Yes	Yes	Yes		
SRESET driven	Yes	Yes	Yes	Depends on command		
SC140 extended cores reset	Yes	Yes	Yes	Yes		
MQBS reset	Yes	Yes	Yes	Yes		

2.5.4.1 Power-On Reset (PORESET) Pin

Asserting $\overline{\text{PORESET}}$ initiates the power-on reset flow. $\overline{\text{PORESET}}$ must be asserted externally for at least 16 CLKIN cycles after V_{DD} and V_{DDH} are both at their nominal levels.

2.5.4.2 Reset Configuration

The MSC8122 has two mechanisms for writing the reset configuration:

- Through the direct slave interface (DSI)
- Through the system bus. When the reset configuration is written through the system bus, the MSC8122 acts as a configuration master or a configuration slave. If configuration slave is selected, but no special configuration word is written, a default configuration word is applied.

Fourteen signal levels (see **Chapter 1** for signal description details) are sampled on PORESET deassertion to define the Reset Configuration Mode and boot and operating conditions:

- RSTCONF
- CNFGS
- DSISYNC
- DSI64
- CHIP_ID[0-3]
- BM[0–2]
- SWTE
- MODCK[1–2]



2.5.4.3 Reset Timing Tables

Table 12 and **Figure 9** describe the reset timing for a reset configuration write through the direct slave interface (DSI) or through the system bus.

Table 12. Timing for a Reset Configuration Write through the DSI or System Bus

No.	Characteristics	Expression	Min	Max	Unit
1	Required external PORESET duration minimum CLKIN = 20 MHz CLKIN = 100 MHz (300 MHz core) CLKIN = 133 MHz (400 MHz core) CLKIN = 166 MHz (500 MHz core)	16/CLKIN	800 160 120 96	_ _ _ _	ns ns ns
2	Delay from deassertion of external PORESET to deassertion of internal PORESET • CLKIN = 20 MHz to 166 MHz	1024/CLKIN	6.17	51.2	μs
3	Delay from de-assertion of internal PORESET to SPLL lock CLKIN = 20 MHz (RDF = 1) CLKIN = 100 MHz (RDF = 1) (300 MHz core) CLKIN = 133 MHz (RDF = 2) (400 MHz core) CLKIN = 166 MHz (RDF = 2) (500 MHz core)	6400/(CLKIN/RDF) (PLL reference clock-division factor)	320 64 96 77	320 64 96 77	µs µs µs µs
5	Delay from SPLL to HRESET deassertion • REFCLK = 40 MHz to 166 MHz	512/REFCLK	3.08	12.8	μs
6	Delay from SPLL lock to SRESET deassertion • REFCLK = 40 MHz to 166 MHz	515/REFCLK	3.10	12.88	μs
7	Setup time from assertion of RSTCONF, CNFGS, DSISYNC, DSI64, CHIP_ID[0–3], BM[0–2], SWTE, and MODCK[1–2] before deassertion of PORESET		3	_	ns
8	Hold time from deassertion of PORESET to deassertion of RSTCONF, CNFGS, DSISYNC, DSI64, CHIP_ID[0–3], BM[0–2], SWTE, and MODCK[1–2]		5	_	ns
Note:	Timings are not tested, but are guaranteed by design.				




Figure 9. Timing Diagram for a Reset Configuration Write

2.5.5 System Bus Access Timing

2.5.5.1 Core Data Transfers

Generally, all MSC8122 bus and system output signals are driven from the rising edge of the reference clock (REFCLK). The REFCLK is the CLKIN signal. Memory controller signals, however, trigger on four points within a REFCLK cycle. Each cycle is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge of REFCLK (and T3 at the falling edge), but the spacing of T2 and T4 depends on the PLL clock ratio selected, as **Table 13** shows.

Table 13. Tick Spacing for Memory Controller Signals

BCLK/SC140 clock	Tick Spacing	(T1 Occurs at the Rising Edg	e of REFCLK)
BCLR/SC140 Clock	T2	Т3	T4
1:4, 1:6, 1:8, 1:10	1/4 REFCLK	1/2 REFCLK	3/4 REFCLK
1:3	1/6 REFCLK	1/2 REFCLK	4/6 REFCLK
1:5	2/10 REFCLK	1/2 REFCLK	7/10 REFCLK

Figure 10 is a graphical representation of Table 13.




Figure 10. Internal Tick Spacing for Memory Controller Signals



The UPM machine and GPCM machine outputs change on the internal tick selected by the memory controller configuration. The AC timing specifications are relative to the internal tick. SDRAM machine outputs change only on the REFCLK rising edge.

Table 14. AC Timing for SIU Inputs

	1					1
		V				
			ef = CLK	IN	Ref = CLKOUT	
No.	Characteristic	1.1 V	1.2 V	1.2 V	1.2 V	Units
		100/ 133	133	166	133	
10	Hold time for all signals after the 50% level of the REFCLK rising edge	0.5	0.5	0.5	0.5	ns
11a	ARTRY/ABB set-up time before the 50% level of the REFCLK rising edge	3.1	3.0	3.0	3.0	ns
11b	DBG/DBB/BG/BR/TC set-up time before the 50% level of the REFCLK rising edge	3.6	3.3	3.3	3.3	ns
11c	AACK set-up time before the 50% level of the REFCLK rising edge	3.0	2.9	2.9	2.9	ns
11d	TA/TEA/PSDVAL set-up time before the 50% level of the REFCLK rising edge • Data-pipeline mode	3.5	3.4	3.4	3.4	ns
	Non-pipeline mode	4.4	4.0	4.0	4.0	ns
12	Data bus set-up time before REFCLK rising edge in Normal mode Data-pipeline mode Non-pipeline mode	1.9 4.2	1.8 4.0	1.7 4.0	1.8 4.0	ns ns
13 ¹	Data bus set-up time before the 50% level of the REFCLK rising edge in ECC and PARITY modes • Data-pipeline mode	2.0	2.0	2.0	2.0	ns
	Non-pipeline mode	8.2	7.3	7.3	7.3	ns
14 ¹	DP set-up time before the 50% level of the REFCLK rising edge Data-pipeline mode Non-pipeline mode	2.0 7.9	2.0 6.1	2.0 6.1	2.0 6.1	ns ns
15a	TS and Address bus set-up time before the 50% level of the REFCLK rising edge Extra cycle mode (SIUBCR[EXDD] = 0) No extra cycle mode (SIUBCR[EXDD] = 1)	4.2 5.5	3.8 5.0	3.8 5.0	3.8 5.0	ns ns
15b	Address attributes: TT/TBST/TSZ/GBL set-up time before the 50% level of the REFCLK rising edge Extra cycle mode (SIUBCR[EXDD] = 0) No extra cycle mode (SIUBCR[EXDD] = 1)	3.7 4.8	3.5 4.4	3.5 4.4	3.5 4.4	ns ns
16	PUPMWAIT signal set-up time before the 50% level of the REFCLK rising edge	3.7	3.7	3.7	3.7	ns
17	IRQx setup time before the 50% level; of the REFCLK rising edge ³	4.0	4.0	4.0	4.0	ns
18	IRQx minimum pulse width ³	6.0 + T _{REFCLK}	6.0 + T _{REFCLK}	6.0 + T _{REFCLK}	6.0 + T _{REFCLK}	ns

Notes:

- 1. Timings specifications 13 and 14 in non-pipeline mode are more restrictive than MSC8102 timings.
- 2. Values are measured from the 50% TTL transition level relative to the 50% level of the REFCLK rising edge.
- 3. Guaranteed by design.



Table 15. AC Timing for SIU Outputs

			Value for Bus Speed in MHz ³				
		R	ef = CLK	IN	Ref = CLKOUT		
No.	Characteristic		1.2 V	1.2 V	1.2 V	Units	
		100/ 133	133	166	100/133		
30 ²	Minimum delay from the 50% level of the REFCLK for all signals	0.9	0.8	0.8	1.0	ns	
31	PSDVAL/TEA/TA max delay from the 50% level of the REFCLK rising edge	6.0	4.9	4.9	5.8	ns	
32a	Address bus max delay from the 50% level of the REFCLK rising edge • Multi-master mode (SIUBCR[EBM] = 1) • Single-master mode (SIUBCR[EBM] = 0)	6.4 5.3	5.5 4.2	5.5 3.9	6.4 5.1	ns ns	
32b	Address attributes: TT[0–1]/TBST/TSZ/GBL max delay from the 50% level of the REFCLK rising edge	6.4	5.1	5.1	6.0	ns	
32c	Address attributes: TT[2–4]/TC max delay from the 50% level of the REFCLK rising edge	6.9	5.7	5.7	6.6	ns	
32d	BADDR max delay from the 50% level of the REFCLK rising edge	5.2	4.2	4.2	5.1	ns	
33a	Data bus max delay from the 50% level of the REFCLK rising edge Data-pipeline mode Non-pipeline mode	4.8 7.1	3.9 6.1	3.7 6.1	4.8 7.0	ns ns	
33b	DP max delay from the 50% level of the REFCLK rising edge Data-pipeline mode Non-pipeline mode	6.0 7.5	5.3 6.5	5.3 6.5	6.2 7.4	ns ns	
34	Memory controller signals/ALE/CS[0-4] max delay from the 50% level of the REFCLK rising edge	5.1	4.2	3.9	5.1	ns	
35a	DBG/BG/BB/DBB max delay from the 50% level of the REFCLK rising edge	6.0	4.7	4.7	5.6	ns	
35b	AACK/ABB/TS/CS[5–7] max delay from the 50% level of the REFCLK rising edge	5.5	4.5	4.5	5.4	ns	

Notes:

- 1. Values are measured from the 50% level of the REFCLK rising edge to the 50% signal level and assume a 20 pF load except where otherwise specified.
- 2. Except for specification 30, which is specified for a 10 pF load, all timings in this table are specified for a 20 pF load. Decreasing the load results in a timing decrease at the rate of 0.3 ns per 5 pF decrease in load. Increasing the load results in a timing increase at the rate of 0.15 ns per 5 pF increase in load.
- 3. The maximum bus frequency depends on the mode:
 - In 60x-compatible mode connected to another MSC8122 device, the frequency is determined by adding the input and output longest timing values, which results in the total delay for 20 pF output capacitance. You must also account for other influences that can affect timing, such as on-board clock skews, on-board noise delays, and so on.
 - In single-master mode, the frequency depends on the timing of the devices connected to the MSC8122.
 - To achieve maximum performance on the bus in single-master mode, disable the $\overline{\text{DBB}}$ signal by writing a 1 to the SIUMCR[BDD] bit. See the SIU chapter in the MSC8122 Reference Manual for details.






Figure 11. SIU Timing Diagram