



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

NAND Flash and Mobile LPDDR 168-Ball Package-on-Package (PoP) MCP Combination Memory (TI OMAP™)

MT29C4G48MAYBAAKQ-5 WT, MT29C4G48MAZBAAKQ-5 WT,

MT29C4G96MAYBACJG-5 WT, MT29C4G96MAZBACJG-5 WT,

MT29C8G96MAYBADJV-5 WT, MT29C8G96MAZBADJV-5 WT

MT29C4G48MAZBAAKQ-5 IT, MT29C4G96MAZBACJG-5 IT

MT29C8G96MAZBADJV-5 IT

Features

- Micron® NAND Flash and LPDDR components
- RoHS-compliant, “green” package
- Separate NAND Flash and LPDDR interfaces
- Space-saving multichip package/package-on-package combination
- Low-voltage operation (1.70–1.95V)
- Wireless temperature range: -25°C to +85°C
- Industrial temperature range: -40°C to +85°C

NAND Flash-Specific Features

Organization


- Page size
 - x8: 2112 bytes (2048 + 64 bytes)
 - x16: 1056 words (1024 + 32 words)
- Block size: 64 pages (128K + 4K bytes)

Mobile LPDDR-Specific Features

- No external voltage reference required
- No minimum clock rate requirement
- 1.8V LVCMOS-compatible inputs
- Programmable burst lengths
- Partial-array self refresh (PASR)
- Deep power-down (DPD) mode
- Selectable output drive strength
- STATUS REGISTER READ (SRR) supported¹

Notes: 1. Contact factory for remapped SRR output.
2. For physical part markings, see on page .


Figure 1: PoP Block Diagram



Part Numbering Information

Micron NAND Flash and LPDRAM devices are available in different configurations and densities. The MCP/PoP part numbering guide is available at www.micron.com/numbering.

Figure 2: Part Number Chart



Device Marking

Due to the size of the package, the Micron-standard part number is not printed on the top of the device. Instead, an abbreviated device mark consisting of a 5-digit alphanumeric code is used. The abbreviated device marks are cross-referenced to the Micron part numbers at the FBGA Part Marking Decoder site: www.micron.com/decoder. To view the location of the abbreviated mark on the device, refer to customer service note CSN-11, "Product Mark/Label," at www.micron.com/csn.



Contents

MCP General Description	11
Ball Assignments and Descriptions	12
Electrical Specifications	16
Device Diagrams	17
Package Dimensions	19
4Gb, 8Gb: x8, x16 NAND Flash Memory	22
Features	22
General Description	23
Architecture	24
Device and Array Organization	25
Asynchronous Interface Bus Operation	29
Asynchronous Enable/Standy	29
Asynchronous Commands	29
Asynchronous Addresses	31
Asynchronous Data Input	32
Asynchronous Data Output	33
Write Protect#	34
Ready/Busy#	34
Device Initialization	39
Command Definitions	40
Reset Operations	43
RESET (FFh)	43
Identification Operations	44
READ ID (90h)	44
READ ID Parameter Tables	45
READ PARAMETER PAGE (ECh)	48
Bare Die Parameter Page Data Structure Tables	49
READ UNIQUE ID (EDh)	52
Feature Operations	53
SET FEATURES (EFh)	54
GET FEATURES (EEh)	55
Status Operations	58
READ STATUS (70h)	59
READ STATUS ENHANCED (78h)	59
Column Address Operations	61
RANDOM DATA READ (05h-E0h)	61
RANDOM DATA READ TWO-PLANE (06h-E0h)	62
RANDOM DATA INPUT (85h)	63
PROGRAM FOR INTERNAL DATA INPUT (85h)	64
Read Operations	66
READ MODE (00h)	68
READ PAGE (00h-30h)	68
READ PAGE CACHE SEQUENTIAL (31h)	69
READ PAGE CACHE RANDOM (00h-31h)	70
READ PAGE CACHE LAST (3Fh)	72
READ PAGE TWO-PLANE 00h-00h-30h	73
Program Operations	75
PROGRAM PAGE (80h-10h)	76
PROGRAM PAGE CACHE (80h-15h)	76
PROGRAM PAGE TWO-PLANE (80h-11h)	79



Erase Operations	81
ERASE BLOCK (60h-D0h)	81
ERASE BLOCK TWO-PLANE (60h-D1h)	82
Internal Data Move Operations	83
READ FOR INTERNAL DATA MOVE (00h-35h)	84
PROGRAM FOR INTERNAL DATA MOVE (85h-10h)	85
PROGRAM FOR INTERNAL DATA MOVE TWO-PLANE (85h-11h)	86
Block Lock Feature	87
WP# and Block Lock	87
UNLOCK (23h-24h)	87
LOCK (2Ah)	90
LOCK TIGHT (2Ch)	91
BLOCK LOCK READ STATUS (7Ah)	92
One-Time Programmable (OTP) Operations	94
Legacy OTP Commands	94
OTP DATA PROGRAM (80h-10h)	95
RANDOM DATA INPUT (85h)	96
OTP DATA PROTECT (80h-10)	97
OTP DATA READ (00h-30h)	99
Two-Plane Operations	101
Two-Plane Addressing	101
Interleaved Die (Multi-LUN) Operations	110
Error Management	111
Internal ECC and Spare Area Mapping for ECC	113
Electrical Specifications	115
Electrical Specifications – DC Characteristics and Operating Conditions	117
Electrical Specifications – AC Characteristics and Operating Conditions	119
Electrical Specifications – Program/Erase Characteristics	122
Asynchronous Interface Timing Diagrams	123
2Gb: x16, x32 Mobile LPDDR SDRAM	135
Features	135
General Description	137
Functional Block Diagrams	138
Electrical Specifications	140
Electrical Specifications – IDD Parameters	143
Electrical Specifications – AC Operating Conditions	149
Output Drive Characteristics	154
Functional Description	157
Commands	158
DESELECT	159
NO OPERATION	159
LOAD MODE REGISTER	159
ACTIVE	159
READ	160
WRITE	161
PRECHARGE	162
BURST TERMINATE	163
AUTO REFRESH	163
SELF REFRESH	164
DEEP POWER-DOWN	164
Truth Tables	165
State Diagram	170



Initialization	171
Standard Mode Register	174
Burst Length	175
Burst Type	175
CAS Latency	176
Operating Mode	177
Extended Mode Register	178
Temperature-Compensated Self Refresh	178
Partial-Array Self Refresh	179
Output Drive Strength	179
Status Read Register	180
Bank/Row Activation	182
READ Operation	183
WRITE Operation	194
PRECHARGE Operation	206
Auto Precharge	206
Concurrent Auto Precharge	207
AUTO REFRESH Operation	213
SELF REFRESH Operation	214
Power-Down	215
Deep Power-Down	217
Clock Change Frequency	219
Revision History	220
Rev. C – 12/12	220
Rev. B – 10/12	220
Rev. A – 05/11	220



List of Figures

Figure 1: PoP Block Diagram	1
Figure 2: Part Number Chart	2
Figure 3: 168-Ball VFBGA (NAND x8, x16; LPDDR x32) Ball Assignments	12
Figure 4: 168-Ball (Single LPDDR) Functional Block Diagram	17
Figure 5: 168-Ball (Dual LPDDR) Functional Block Diagram	18
Figure 6: 168-Ball VFBGA (Package Code: JG)	19
Figure 7: 168-Ball VFBGA (Package Code: JV)	20
Figure 8: 168-Ball WFBGA (Package Code: KQ)	21
Figure 9: NAND Flash Die (LUN) Functional Block Diagram	24
Figure 10: Array Organization – MT29F4G08 (x8)	25
Figure 11: Array Organization – MT29F4G16 (x16)	26
Figure 12: Array Organization – MT29F8G08 and MT29F16G08 (x8)	27
Figure 13: Array Organization – MT29F8G16 (x16)	28
Figure 14: Asynchronous Command Latch Cycle	30
Figure 15: Asynchronous Address Latch Cycle	31
Figure 16: Asynchronous Data Input Cycles	32
Figure 17: Asynchronous Data Output Cycles	33
Figure 18: Asynchronous Data Output Cycles (EDO Mode)	34
Figure 19: READ/BUSY# Open Drain	35
Figure 20: tFall and tRise (3.3VV _{CC})	36
Figure 21: tFall and tRise (1.8VV _{CC})	36
Figure 22: I _{OL} vs. Rp (V _{CC} = 3.3VV _{CC})	37
Figure 23: I _{OL} vs. Rp (1.8VV _{CC})	37
Figure 24: TC vs. Rp	38
Figure 25: R/B# Power-On Behavior	39
Figure 26: RESET (FFh) Operation	43
Figure 27: READ ID (90h) with 00h Address Operation	44
Figure 28: READ ID (90h) with 20h Address Operation	44
Figure 29: READ PARAMETER (ECh) Operation	48
Figure 30: READ UNIQUE ID (EDh) Operation	52
Figure 31: SET FEATURES (EFh) Operation	54
Figure 32: GET FEATURES (EEh) Operation	55
Figure 33: READ STATUS (70h) Operation	59
Figure 34: READ STATUS ENHANCED (78h) Operation	60
Figure 35: RANDOM DATA READ (05h-E0h) Operation	61
Figure 36: RANDOM DATA READ TWO-PLANE (06h-E0h) Operation	62
Figure 37: RANDOM DATA INPUT (85h) Operation	63
Figure 38: PROGRAM FOR INTERNAL DATA INPUT (85h) Operation	65
Figure 39: READ PAGE (00h-30h) Operation	69
Figure 40: READ PAGE (00h-30h) Operation with Internal ECC Enabled	69
Figure 41: READ PAGE CACHE SEQUENTIAL (31h) Operation	70
Figure 42: READ PAGE CACHE RANDOM (00h-31h) Operation	71
Figure 43: READ PAGE CACHE LAST (3Fh) Operation	72
Figure 44: READ PAGE TWO-PLANE (00h-00h-30h) Operation	74
Figure 45: PROGRAM PAGE (80h-10h) Operation	76
Figure 46: PROGRAM PAGE CACHE (80h-15h) Operation (Start)	78
Figure 47: PROGRAM PAGE CACHE (80h-15h) Operation (End)	78
Figure 48: PROGRAM PAGE TWO-PLANE (80h-11h) Operation	80
Figure 49: ERASE BLOCK (60h-D0h) Operation	81
Figure 50: ERASE BLOCK TWO-PLANE (60h-D1h) Operation	82



Figure 51: READ FOR INTERNAL DATA MOVE (00h-35h) Operation	84
Figure 52: READ FOR INTERNAL DATA MOVE (00h-35h) with RANDOM DATA READ (05h-E0h)	84
Figure 53: INTERNAL DATA MOVE (85h-10h) with Internal ECC Enabled	85
Figure 54: INTERNAL DATA MOVE (85h-10h) with RANDOM DATA INPUT with Internal ECC Enabled	85
Figure 55: PROGRAM FOR INTERNAL DATA MOVE (85h-10h) Operation	85
Figure 56: PROGRAM FOR INTERNAL DATA MOVE (85h-10h) with RANDOM DATA INPUT (85h)	86
Figure 57: PROGRAM FOR INTERNAL DATA MOVE TWO-PLANE (85h-11h) Operation	86
Figure 58: Flash Array Protected: Invert Area Bit = 0	88
Figure 59: Flash Array Protected: Invert Area Bit = 1	88
Figure 60: UNLOCK Operation	89
Figure 61: LOCK Operation	90
Figure 62: LOCK TIGHT Operation	91
Figure 63: PROGRAM/ERASE Issued to Locked Block	92
Figure 64: BLOCK LOCK READ STATUS	92
Figure 65: BLOCK LOCK Flowchart	93
Figure 66: OTP DATA PROGRAM (After Entering OTP Operation Mode)	96
Figure 67: OTP DATA PROGRAM Operation with RANDOM DATA INPUT (After Entering OTP Operation Mode)	97
Figure 68: OTP DATA PROTECT Operation (After Entering OTP Protect Mode)	98
Figure 69: OTP DATA READ	99
Figure 70: OTP DATA READ with RANDOM DATA READ Operation	100
Figure 71: TWO-PLANE PAGE READ	102
Figure 72: TWO-PLANE PAGE READ with RANDOM DATA READ	103
Figure 73: TWO-PLANE PROGRAM PAGE	103
Figure 74: TWO-PLANE PROGRAM PAGE with RANDOM DATA INPUT	104
Figure 75: TWO-PLANE PROGRAM PAGE CACHE MODE	105
Figure 76: TWO-PLANE INTERNAL DATA MOVE	106
Figure 77: TWO-PLANE INTERNAL DATA MOVE with TWO-PLANE RANDOM DATA READ	107
Figure 78: TWO-PLANE INTERNAL DATA MOVE with RANDOM DATA INPUT	108
Figure 79: TWO-PLANE BLOCK ERASE	109
Figure 80: TWO-PLANE/MULTIPLE-DIE READ STATUS Cycle	109
Figure 81: Spare Area Mapping (x8)	113
Figure 82: Spare Area Mapping (x16)	114
Figure 83: RESET Operation	123
Figure 84: READ STATUS Cycle	123
Figure 85: READ STATUS ENHANCED Cycle	124
Figure 86: READ PARAMETER PAGE	124
Figure 87: READ PAGE	125
Figure 88: READ PAGE Operation with CE# “Don’t Care”	126
Figure 89: RANDOM DATA READ	127
Figure 90: READ PAGE CACHE SEQUENTIAL	128
Figure 91: READ PAGE CACHE RANDOM	129
Figure 92: READ ID Operation	130
Figure 93: PROGRAM PAGE Operation	130
Figure 94: PROGRAM PAGE Operation with CE# “Don’t Care”	131
Figure 95: PROGRAM PAGE Operation with RANDOM DATA INPUT	131
Figure 96: PROGRAM PAGE CACHE	132
Figure 97: PROGRAM PAGE CACHE Ending on 15h	132
Figure 98: INTERNAL DATA MOVE	133
Figure 99: INTERNAL DATA MOVE (85h-10h) with Internal ECC Enabled	133
Figure 100: INTERNAL DATA MOVE (85h-10h) with Random Data Input with Internal ECC Enabled	134
Figure 101: ERASE BLOCK Operation	134
Figure 102: Functional Block Diagram (x16)	138



Figure 103: Functional Block Diagram (x32)	139
Figure 104: Typical Self Refresh Current vs. Temperature	148
Figure 105: ACTIVE Command	160
Figure 106: READ Command	161
Figure 107: WRITE Command	162
Figure 108: PRECHARGE Command	163
Figure 109: DEEP POWER-DOWN Command	164
Figure 110: Simplified State Diagram	170
Figure 111: Initialize and Load Mode Registers	172
Figure 112: Alternate Initialization with CKE LOW	173
Figure 113: Standard Mode Register Definition	174
Figure 114: CAS Latency	177
Figure 115: Extended Mode Register	178
Figure 116: Status Read Register Timing	180
Figure 117: Status Register Definition	181
Figure 118: READ Burst	184
Figure 119: Consecutive READ Bursts	185
Figure 120: Nonconsecutive READ Bursts	186
Figure 121: Random Read Accesses	187
Figure 122: Terminating a READ Burst	188
Figure 123: READ-to-WRITE	189
Figure 124: READ-to-PRECHARGE	190
Figure 125: Data Output Timing – t_{DQSQ} , t_{QH} , and Data Valid Window (x16)	191
Figure 126: Data Output Timing – t_{DQSQ} , t_{QH} , and Data Valid Window (x32)	192
Figure 127: Data Output Timing – t_{AC} and t_{DQSCK}	193
Figure 128: Data Input Timing	195
Figure 129: Write – DM Operation	196
Figure 130: WRITE Burst	197
Figure 131: Consecutive WRITE-to-WRITE	198
Figure 132: Nonconsecutive WRITE-to-WRITE	198
Figure 133: Random WRITE Cycles	199
Figure 134: WRITE-to-READ – Uninterrupting	200
Figure 135: WRITE-to-READ – Interrupting	201
Figure 136: WRITE-to-READ – Odd Number of Data, Interrupting	202
Figure 137: WRITE-to-PRECHARGE – Uninterrupting	203
Figure 138: WRITE-to-PRECHARGE – Interrupting	204
Figure 139: WRITE-to-PRECHARGE – Odd Number of Data, Interrupting	205
Figure 140: Bank Read – With Auto Precharge	208
Figure 141: Bank Read – Without Auto Precharge	210
Figure 142: Bank Write – With Auto Precharge	211
Figure 143: Bank Write – Without Auto Precharge	212
Figure 144: Auto Refresh Mode	213
Figure 145: Self Refresh Mode	215
Figure 146: Power-Down Entry (in Active or Precharge Mode)	216
Figure 147: Power-Down Mode (Active or Precharge)	217
Figure 148: Deep Power-Down Mode	218
Figure 149: Clock Stop Mode	219



List of Tables

Table 1: x8, x16 NAND Ball Descriptions	13
Table 2: x32 LPDDR Ball Descriptions	14
Table 3: Non-Device-Specific Descriptions	15
Table 4: Absolute Maximum Ratings	16
Table 5: Recommended Operating Conditions	16
Table 6: Array Addressing – MT29F4G08 (x8)	25
Table 7: Array Addressing – MT29F4G16 (x16)	26
Table 8: Array Addressing – MT29F8G08 and MT29F16G08 (x8)	27
Table 9: Array Addressing – MT29F8G16 (x16)	28
Table 10: Asynchronous Interface Mode Selection	29
Table 11: Command Set	40
Table 12: Two-Plane Command Set	42
Table 13: READ ID Parameters for Address 00h	45
Table 14: READ ID Parameters for Address 20h	47
Table 15: Parameter Page Data Structure	49
Table 16: Feature Address Definitions	53
Table 17: Feature Address 90h – Array Operation Mode	54
Table 18: Feature Addresses 01h: Timing Mode	56
Table 19: Feature Addresses 80h: Programmable I/O Drive Strength	57
Table 20: Feature Addresses 81h: Programmable R/B# Pull-Down Strength	57
Table 21: Status Register Definition	58
Table 22: Block Lock Address Cycle Assignments	89
Table 23: Block Lock Status Register Bit Definitions	92
Table 24: Error Management Details	111
Table 25: Absolute Maximum Ratings	115
Table 26: Recommended Operating Conditions	115
Table 27: Valid Blocks	115
Table 28: Capacitance	116
Table 29: Test Conditions	116
Table 30: DC Characteristics and Operating Conditions (3.3V)	117
Table 31: DC Characteristics and Operating Conditions (1.8V)	118
Table 32: AC Characteristics: Command, Data, and Address Input (3.3V)	119
Table 33: AC Characteristics: Command, Data, and Address Input (1.8V)	119
Table 34: AC Characteristics: Normal Operation (3.3V)	120
Table 35: AC Characteristics: Normal Operation (1.8V)	120
Table 36: Program/Erase Characteristics	122
Table 37: Configuration Addressing – 2Gb	136
Table 38: Absolute Maximum Ratings	140
Table 39: AC/DC Electrical Characteristics and Operating Conditions	140
Table 40: Capacitance (x16, x32)	142
Table 41: I_{DD} Specifications and Conditions, -25°C to +85°C (x16)	143
Table 42: I_{DD} Specifications and Conditions, -25°C to +85°C (x32)	144
Table 43: I_{DD} Specifications and Conditions, -40°C to +105°C (x16)	145
Table 44: I_{DD} Specifications and Conditions, -40°C to +105°C (x32)	146
Table 45: I_{DD6} Specifications and Conditions	147
Table 46: Electrical Characteristics and Recommended AC Operating Conditions	149
Table 47: Target Output Drive Characteristics (Full Strength)	154
Table 48: Target Output Drive Characteristics (Three-Quarter Strength)	155
Table 49: Target Output Drive Characteristics (One-Half Strength)	156
Table 50: Truth Table – Commands	158



168-Ball NAND Flash and LPDDR PoP (TI OMAP) MCP Features

Table 51: DM Operation Truth Table	159
Table 52: Truth Table – Current State Bank n – Command to Bank n	165
Table 53: Truth Table – Current State Bank n – Command to Bank m	167
Table 54: Truth Table – CKE	169
Table 55: Burst Definition Table	175




MCP General Description

Micron package-on-package (PoP) MCP products combine NAND Flash and Mobile LPDRAM devices in a single MCP. These products target mobile applications with low-power, high-performance, and minimal package-footprint design requirements. The NAND Flash and Mobile LPDRAM devices are also members of the Micron discrete memory products portfolio.

The NAND Flash and Mobile LPDRAM devices are packaged with separate interfaces (no shared address, control, data, or power balls). This bus architecture supports an optimized interface to processors with separate NAND Flash and Mobile LPDRAM buses. The NAND Flash and Mobile LPDRAM devices have separate core power connections and share a common ground (that is, V_{SS} is tied together on the two devices).

The bus architecture of this device also supports separate NAND Flash and Mobile LPDRAM functionality without concern for device interaction.

Ball Assignments and Descriptions**Figure 3: 168-Ball VFBGA (NAND x8, x16; LPDDR x32) Ball Assignments**

**Table 1: x8, x16 NAND Ball Descriptions**

Symbol	Type	Description
ALE	Input	Address latch enable: When ALE is HIGH, addresses can be transferred to the on-chip address register.
CE0#, CE1#	Input	Chip enable: Gates transfers between the host system and the NAND device. CE1# is used when a second CE# is required and is RFU ¹ in all other configurations.
CLE	Input	Command latch enable: When CLE is HIGH, commands can be transferred to the on-chip command register.
LOCK	Input	When LOCK is HIGH during power-up, the BLOCK LOCK function is enabled. To disable BLOCK LOCK, connect LOCK to V _{SS} during power-up, or leave it unconnected (internal pull-down).
RE#	Input	Read enable: Gates information from the NAND device to the host system.
WE#	Input	Write enable: Gates information from the host system to the NAND device.
WP#	Input	Write protect: Driving WP# LOW blocks ERASE and PROGRAM operations.
I/O[15:0]	Input/ output	Data inputs/outputs: The bidirectional I/Os transfer address, data, and instruction information. Data is output only during READ operations; at other times the I/Os are inputs. I/O[15:8] are RFU for x8 NAND devices.
R/B#	Output	Ready/busy: Open-drain, active-LOW output that indicates when an internal operation is in progress.
V _{CC}	Supply	V _{CC} : NAND power supply.

Note: 1. Balls marked RFU may or may not be connected internally. These balls should not be used. Contact factory for details.

**Table 2: x32 LPDDR Ball Descriptions**

Symbol	Type	Description
A[14:0]	Input	Address inputs: Specifies the row or column address. Also used to load the mode registers. The maximum LPDDR address is determined by density and configuration. Consult the LPDDR product data sheet for the maximum address for a given density and configuration. Unused address balls become RFU. ¹
BA0, BA1	Input	Bank address inputs: Specifies one of the 4 banks.
CAS#	Input	Column select: Specifies which command to execute.
CK, CK#	Input	CK is the system clock. CK and CK# are differential clock inputs. All address and control signals are sampled and referenced on the crossing of the rising edge of CK with the falling edge of CK#.
CKE0, CKE1	Input	Clock enable. CKE0 is used for a single LPDDR product. CKE1 is used for dual LPDDR products and is considered RFU for single LPDDR MCPs.
CS0#, CS1#	Input	Chip select: CS0# is used for a single LPDDR product. CS1# is used for dual LPDDR products and is considered RFU for single LPDDR MCPs.
DM[3:0]	Input	Data mask: Determines which bytes are written during WRITE operations.
RAS#	Input	Row select: Specifies the command to execute.
WE#	Input	Write enable: Specifies the command to execute.
DQ[31:0]	Input/ output	Data bus: Data inputs/outputs.
DQS[3:0]	Input/ output	Data strobe: Coordinates READ/WRITE transfers of data; one DQS per DQ byte.
TQ	Output	Temperature sensor output: TQ HIGH when LPDDR T _j exceeds 85°C.
V _{DD}	Supply	V _{DD} : LPDDR power supply.
V _{DDQ}	Supply	V _{DDQ} : LPDDR I/O power supply.
V _{SSQ}	Supply	V _{SSQ} : LPDDR I/O ground.

Note: 1. Balls marked RFU may or may not be connected internally. These balls should not be used. Contact factory for details.

**Table 3: Non-Device-Specific Descriptions**

Symbol	Type	Description
V _{SS}	Supply	V _{SS} : Shared ground.
Symbol	Type	Description
DNU	–	Do not use: Must be grounded or left floating.
NC	–	No connect: Not internally connected.
RFU ¹	–	Reserved for future use.

Note: 1. Balls marked RFU may or may not be connected internally. These balls should not be used. Contact factory for details.



Electrical Specifications

Table 4: Absolute Maximum Ratings

Parameters/Conditions	Symbol	Min	Max	Unit
V_{CC} , V_{DD} , V_{DDQ} supply voltage relative to V_{SS}	V_{CC} , V_{DD} , V_{DDQ}	-1.0	2.4	V
Voltage on any pin relative to V_{SS}	V_{IN}	-0.5	2.4 or (supply voltage ¹ + 0.3V), whichever is less	V
Storage temperature range		-55	+150	°C

Note: 1. Supply voltage references V_{CC} , V_{DD} , or V_{DDQ} .

Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 5: Recommended Operating Conditions

Parameters	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC} , V_{DD}	1.70	1.80	1.95	V
I/O supply voltage	V_{DDQ}	1.70	1.80	1.95	V
Operating temperature range	-	-25	-	+85	°C

Device Diagrams

Figure 4: 168-Ball (Single LPDDR) Functional Block Diagram







Figure 5: 168-Ball (Dual LPDDR) Functional Block Diagram

Package Dimensions


Figure 6: 168-Ball VFBGA (Package Code: JG)



Note: 1. All dimensions are in millimeters.

Figure 7: 168-Ball VFBGA (Package Code: JV)

Note: 1. All dimensions are in millimeters.

Figure 8: 168-Ball WFBGA (Package Code: KQ)



4Gb, 8Gb: x8, x16 NAND Flash Memory

Features

- Open NAND Flash Interface (ONFI) 1.0-compliant¹
- Single-level cell (SLC) technology
- Organization
 - Page size x8: 2112 bytes (2048 + 64 bytes)
 - Page size x16: 1056 words (1024 + 32 words)
 - Block size: 64 pages (128K + 4K bytes)
 - Plane size: 2 planes x 2048 blocks per plane
 - Device size: 4Gb: 4096 blocks; 8Gb: 8192 blocks
- Asynchronous I/O performance
 - tRC/tWC: 20ns (3.3V), 25ns (1.8V)
- Array performance
 - Read page: 25µs²
 - Program page: 200µs (TYP: 1.8V, 3.3V)²
 - Erase block: 700µs (TYP)
- Command set: ONFI NAND Flash Protocol
- Advanced command set
 - Program page cache mode³
 - Read page cache mode³
 - One-time programmable (OTP) mode
 - Two-plane commands³
 - Interleaved die (LUN) operations
 - Read unique ID
 - Block lock (1.8V only)
 - Internal data move
- Operation status byte provides software method for detecting
 - Operation completion
 - Pass/fail condition
 - Write-protect status
- Ready/Busy# (R/B#) signal provides a hardware method of detecting operation completion
- WP# signal: Write protect entire device
- Blocks 0–15 (block addresses 00h–0Fh) are valid when shipped from factory with ECC; for minimum required ECC, see Error Management
- Block 0 requires 1-bit ECC if PROGRAM/ERASE cycles are less than 1000
- RESET (FFh) required as first command after power-on
- Alternate method of device initialization (Nand_Init) after power-up (contact factory)
- Internal data move operations supported within the plane from which data is read
- Quality and reliability
 - Data retention: 10 years
- Operating voltage range
 - V_{CC}: 2.7–3.6V
 - V_{CC}: 1.7–1.95V
- Operating temperature
 - Commercial: 0°C to +70°C
 - Industrial (IT): -40°C to +85°C

Notes: 1. The ONFI 1.0 specification is available at www.onfi.org.



2. See Electrical Specifications – Program/Erase Characteristics (page 122) for t_{R_ECC} and t_{PROG_ECC} specifications.
3. These commands supported only with ECC disabled.

General Description

Micron NAND Flash devices include an asynchronous data interface for high-performance I/O operations. These devices use a highly multiplexed 8-bit bus (I/Ox) to transfer commands, address, and data. There are five control signals used to implement the asynchronous data interface: CE#, CLE, ALE, WE#, and RE#. Additional signals control hardware write protection and monitor device status (R/B#).

This hardware interface creates a low pin-count device with a standard pinout that remains the same from one density to another, enabling future upgrades to higher densities with no board redesign.

A target is the unit of memory accessed by a chip enable signal. A target contains one or more NAND Flash die. A NAND Flash die is the minimum unit that can independently execute commands and report status. A NAND Flash die, in the ONFI specification, is referred to as a logical unit (LUN). There is at least one NAND Flash die per chip enable signal. For further details, see Device and Array Organization.

This device has an internal 4-bit ECC that can be enabled using the GET/SET features. See Internal ECC and Spare Area Mapping for ECC for more information.


Architecture

These devices use NAND Flash electrical and command interfaces. Data, commands, and addresses are multiplexed onto the same pins and received by I/O control circuits. The commands received at the I/O control circuits are latched by a command register and are transferred to control logic circuits for generating internal signals to control device operations. The addresses are latched by an address register and sent to a row decoder to select a row address, or to a column decoder to select a column address.


Data is transferred to or from the NAND Flash memory array, byte by byte (x8) or word by word (x16), through a data register and a cache register.

The NAND Flash memory array is programmed and read using page-based operations and is erased using block-based operations. During normal page operations, the data and cache registers act as a single register. During cache operations, the data and cache registers operate independently to increase data throughput. The status register reports the status of die operations.

Figure 9: NAND Flash Die (LUN) Functional Block Diagram



Note: 1. The **LOCK** pin is used on the 1.8V device.

Device and Array Organization**Figure 10: Array Organization – MT29F4G08 (x8)****Table 6: Array Addressing – MT29F4G08 (x8)**

Cycle	I/07	I/06	I/05	I/04	I/03	I/02	I/01	I/00
First	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
Second	LOW	LOW	LOW	LOW	CA11	CA10	CA9	CA8
Third	BA7	BA6	PA5	PA4	PA3	PA2	PA1	PA0
Fourth	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8
Fifth	LOW	LOW	LOW	LOW	LOW	LOW	BA17	BA16

Notes:

1. Block address concatenated with page address = actual page address. CAx = column address; PAx = page address; BAx = block address.
2. If CA11 is 1, then CA[10:6] must be 0.
3. BA6 controls plane selection.