



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



DDR4 SDRAM

MT40A1G4
MT40A512M8
MT40A256M16

Features

- $V_{DD} = V_{DDQ} = 1.2V \pm 60mV$
- $V_{PP} = 2.5V, -125mV/+250mV$
- On-die, internal, adjustable V_{REFDQ} generation
- 1.2V pseudo open-drain I/O
- T_C maximum up to 95°C
 - 64ms, 8192-cycle refresh up to 85°C
 - 32ms, 8192-cycle refresh at >85°C to 95°C
- 16 internal banks (x4, x8): 4 groups of 4 banks each
- 8 internal banks (x16): 2 groups of 4 banks each
- 8n-bit prefetch architecture
- Programmable data strobe preambles
- Data strobe preamble training
- Command/Address latency (CAL)
- Multipurpose register READ and WRITE capability
- Write and read leveling
- Self refresh mode
- Low-power auto self refresh (LPASR)
- Temperature controlled refresh (TCR)
- Fine granularity refresh
- Self refresh abort
- Maximum power saving
- Output driver calibration
- Nominal, park, and dynamic on-die termination (ODT)
- Data bus inversion (DBI) for data bus
- Command/Address (CA) parity
- Databus write cyclic redundancy check (CRC)
- Per-DRAM addressability
- Connectivity test (x16)
- sPPR and hPPR capability
- JEDEC JESD-79-4 compliant

Options¹

- Configuration
 - 1 Gig x 4
 - 512 Meg x 8
 - 256 Meg x 16
- FBGA package (Pb-free) – x4, x8
 - 78-ball (9mm x 11.5mm) – Rev. A
 - 78-ball (9mm x 10.5mm) – Rev. B
- FBGA package (Pb-free) – x16
 - 96-ball (9mm x 14mm) – Rev. A
 - 96-ball (9mm x 14mm) – Rev. B
- Timing – cycle time
 - 0.625ns @ CL = 22 (DDR4-3200) -062E
 - 0.682ns @ CL = 20 (DDR4-2933) -068E
 - 0.682ns @ CL = 21 (DDR4-2933) -068
 - 0.750ns @ CL = 18 (DDR4-2666) -075E
 - 0.750ns @ CL = 19 (DDR4-2666) -075
 - 0.833ns @ CL = 16 (DDR4-2400) -083E
 - 0.833ns @ CL = 17 (DDR4-2400) -083
 - 0.937ns @ CL = 15 (DDR4-2133) -093E
 - 0.937ns @ CL = 16 (DDR4-2133) -093
 - 1.071ns @ CL = 13 (DDR4-1866) -107E
- Operating temperature
 - Commercial ($0^\circ \leq T_C \leq 95^\circ C$) None
 - Industrial ($-40^\circ \leq T_C \leq 95^\circ C$) IT
 - Revision :A
 - :B

Marking

1G4
512M8
256M16²

HX
RH

HA
GE

- Notes:
1. Not all options listed can be combined to define an offered product. Use the part catalog search on <http://www.micron.com> for available offerings.
 2. Not available on Rev. A.
 3. Restricted and limited availability.

Table 1: Key Timing Parameters

Speed Grade	Data Rate (MT/s)	Target ^t RCD- ^t RP-CL	^t RCD (ns)	^t RP (ns)	CL (ns)
-062E ⁶	3200	22-22-22	13.75	13.75	13.75
-068E ⁵	2933	20-20-20	13.64	13.64	13.64
-068 ⁵	2933	21-21-21	14.32	14.32	14.32
-075E ⁴	2666	18-18-18	13.5	13.5	13.5
-075 ⁴	2666	19-19-19	14.25	14.25	14.25
-083E ³	2400	16-16-16	13.32	13.32	13.32
-083 ³	2400	17-17-17	14.16	14.16	14.16
-093E ²	2133	15-15-15	14.06	14.06	14.06
-093 ²	2133	16-16-16	15	15	15
-107E ¹	1866	13-13-13	13.92	13.92	13.92

- Notes:
1. Backward compatible to 1600, CL = 11.
 2. Backward compatible to 1600, CL = 11 and 1866, CL = 13.
 3. Backward compatible to 1600, CL = 11; 1866, CL = 13; and 2133, CL = 15.
 4. Backward compatible to 1600, CL = 11; 1866, CL = 13; 2133, CL = 15; and 2400, CL = 17.
 5. Backward compatible to 1600, CL = 11; 1866, CL = 13; 2133, CL = 15; 2400, CL = 17; and 2666, CL = 19. Speed offering may have restricted availability.
 6. Backward compatible to 1600, CL = 11; 1866, CL = 13; 2133, CL = 15; 2400, CL = 17; 2666, CL = 19; and 2933, CL = 20 and CL = 21. Speed offering may have restricted availability.


Table 2: Addressing

Parameter	1024 Meg x 4	512 Meg x 8	256 Meg x 16
Number of bank groups	4	4	2
Bank group address	BG[1:0]	BG[1:0]	BG0
Bank count per group	4	4	4
Bank address in bank group	BA[1:0]	BA[1:0]	BA[1:0]
Row addressing	64K (A[15:0])	32K (A[14:0])	32K (A[14:0])
Column addressing	1K (A[9:0])	1K (A[9:0])	1K (A[9:0])
Page size ¹	512B / 1KB ²	1KB	2KB

- Notes:
1. Page size is per bank, calculated as follows:
Page size = $2^{\text{COLBITS}} \times \text{ORG}/8$, where COLBIT = the number of column address bits and ORG = the number of DQ bits.
 2. Die revision dependant.

Figure 1: Order Part Number Example

Example Part Number: MT40A1G4-083:B



Contents

General Notes and Description	19
Description	19
Industrial Temperature	19
General Notes	19
Definitions of the Device-Pin Signal Level	20
Definitions of the Bus Signal Level	20
Functional Block Diagrams	21
Ball Assignments	23
Ball Descriptions	25
Package Dimensions	28
State Diagram	32
Functional Description	34
RESET and Initialization Procedure	35
Power-Up and Initialization Sequence	35
RESET Initialization with Stable Power Sequence	38
Uncontrolled Power-Down Sequence	39
Programming Mode Registers	40
Mode Register 0	43
Burst Length, Type, and Order	45
CAS Latency	46
Test Mode	46
Write Recovery(WR)/READ-to-PRECHARGE	46
DLL RESET	46
Mode Register 1	47
DLL Enable/DLL Disable	48
Output Driver Impedance Control	49
ODT $R_{TT(NOM)}$ Values	49
Additive Latency	49
Write Leveling	49
Output Disable	50
Termination Data Strobe	50
Mode Register 2	51
CAS WRITE Latency	53
Low-Power Auto Self Refresh	53
Dynamic ODT	53
Write Cyclic Redundancy Check Data Bus	53
Mode Register 3	54
Multipurpose Register	55
WRITE Command Latency When CRC/DM is Enabled	56
Fine Granularity Refresh Mode	56
Temperature Sensor Status	56
Per-DRAM Addressability	56
Gear-Down Mode	56
Mode Register 4	57
Hard Post Package Repair Mode	58
Soft Post Package Repair Mode	58
WRITE Preamble	59
READ Preamble	59
READ Preamble Training	59
Temperature-Controlled Refresh	59



Command Address Latency	59
Internal V _{REF} Monitor	59
Maximum Power Savings Mode	60
Mode Register 5	61
Data Bus Inversion	62
Data Mask	63
CA Parity Persistent Error Mode	63
ODT Input Buffer for Power-Down	63
CA Parity Error Status	63
CRC Error Status	63
CA Parity Latency Mode	63
Mode Register 6	64
^t CCD_L Programming	65
V _{REFDQ} Calibration Enable	65
V _{REFDQ} Calibration Range	65
V _{REFDQ} Calibration Value	65
Truth Tables	66
NOP Command	69
DESELECT Command	69
DLL-Off Mode	69
DLL-On/Off Switching Procedures	71
DLL Switch Sequence from DLL-On to DLL-Off	71
DLL-Off to DLL-On Procedure	73
Input Clock Frequency Change	74
Write Leveling	75
DRAM Setting for Write Leveling and DRAM TERMINATION Function in that Mode	76
Procedure Description	77
Write Leveling Mode Exit	78
Command Address Latency	80
Low-Power Auto Self Refresh Mode	85
Manual Self Refresh Mode	85
Multipurpose Register	87
MPR Reads	88
MPR Readout Format	90
MPR Readout Serial Format	90
MPR Readout Parallel Format	91
MPR Readout Staggered Format	92
MPR READ Waveforms	93
MPR Writes	95
MPR WRITE Waveforms	96
MPR REFRESH Waveforms	97
Gear-Down Mode	100
Maximum Power-Saving Mode	103
Maximum Power-Saving Mode Entry	103
Maximum Power-Saving Mode Entry in PDA	104
CKE Transition During Maximum Power-Saving Mode	104
Maximum Power-Saving Mode Exit	104
Command/Address Parity	106
Per-DRAM Addressability	114
V _{REFDQ} Calibration	117
V _{REFDQ} Range and Levels	118
V _{REFDQ} Step Size	118

V _{REFDQ} Increment and Decrement Timing	119
V _{REFDQ} Target Settings	123
Connectivity Test Mode	125
Pin Mapping	125
Minimum Terms Definition for Logic Equations	126
Logic Equations for a x4 Device, When Supported	126
Logic Equations for a x8 Device, When Supported	127
Logic Equations for a x16 Device	127
CT Input Timing Requirements	127
Post Package Repair	129
Post Package Repair	129
Hard Post Package Repair	130
hPPR Row Repair - Entry	130
hPPR Row Repair – WRA Initiated (REF Commands Allowed)	130
hPPR Row Repair – WR Initiated (REF Commands NOT Allowed)	132
sPPR Row Repair	133
hPPR/sPPR Support Identifier	136
Excessive Row Activation	138
ACTIVATE Command	138
PRECHARGE Command	139
REFRESH Command	140
Temperature-Controlled Refresh Mode	142
TCR Mode – Normal Temperature Range	142
TCR Mode – Extended Temperature Range	142
Fine Granularity Refresh Mode	144
Mode Register and Command Truth Table	144
^t REFI and ^t RFC Parameters	144
Changing Refresh Rate	147
Usage with TCR Mode	147
Self Refresh Entry and Exit	147
SELF REFRESH Operation	149
Self Refresh Abort	151
Self Refresh Exit with NOP Command	152
Power-Down Mode	154
Power-Down Clarifications – Case 1	159
Power-Down Entry, Exit Timing with CAL	160
ODT Input Buffer Disable Mode for Power-Down	162
CRC Write Data Feature	164
CRC Write Data	164
WRITE CRC DATA Operation	164
DBI _n and CRC Both Enabled	165
DM _n and CRC Both Enabled	165
DM _n and DBI _n Conflict During Writes with CRC Enabled	165
CRC and Write Preamble Restrictions	165
CRC Simultaneous Operation Restrictions	165
CRC Polynomial	165
CRC Combinatorial Logic Equations	166
Burst Ordering for BL8	167
CRC Data Bit Mapping	167
CRC Enabled With BC4	168
CRC with BC4 Data Bit Mapping	168
CRC Equations for x8 Device in BC4 Mode with A2 = 0 and A2 = 1	171

CRC Error Handling	172
CRC Write Data Flow Diagram	174
Data Bus Inversion	175
DBI During a WRITE Operation	175
DBI During a READ Operation	176
Data Mask	177
Programmable Preamble Modes and DQS Postambles	179
WRITE Preamble Mode	179
READ Preamble Mode	182
READ Preamble Training	182
WRITE Postamble	183
READ Postamble	183
Bank Access Operation	185
READ Operation	189
Read Timing Definitions	189
Read Timing – Clock-to-Data Strobe Relationship	190
Read Timing – Data Strobe-to-Data Relationship	192
^t LZ(DQS), ^t LZ(DQ), ^t HZ(DQS), and ^t HZ(DQ) Calculations	193
^t RPRE Calculation	194
^t RPST Calculation	195
READ Burst Operation	196
READ Operation Followed by Another READ Operation	198
READ Operation Followed by WRITE Operation	203
READ Operation Followed by PRECHARGE Operation	209
READ Operation with Read Data Bus Inversion (DBI)	212
READ Operation with Command/Address Parity (CA Parity)	213
READ Followed by WRITE with CRC Enabled	215
READ Operation with Command/Address Latency (CAL) Enabled	216
WRITE Operation	218
Write Timing Definitions	218
Write Timing – Clock-to-Data Strobe Relationship	218
^t WPRE Calculation	220
^t WPST Calculation	221
Write Timing – Data Strobe-to-Data Relationship	221
WRITE Burst Operation	225
WRITE Operation Followed by Another WRITE Operation	227
WRITE Operation Followed by READ Operation	233
WRITE Operation Followed by PRECHARGE Operation	237
WRITE Operation with WRITE DBI Enabled	240
WRITE Operation with CA Parity Enabled	242
WRITE Operation with Write CRC Enabled	243
Write Timing Violations	248
Motivation	248
Data Setup and Hold Violations	248
Strobe-to-Strobe and Strobe-to-Clock Violations	248
ZQ CALIBRATION Commands	249
On-Die Termination	251
ODT Mode Register and ODT State Table	251
ODT Read Disable State Table	252
Synchronous ODT Mode	253
ODT Latency and Posted ODT	253
Timing Parameters	253

ODT During Reads	255
Dynamic ODT	256
Functional Description	256
Asynchronous ODT Mode	259
Electrical Specifications	260
Absolute Ratings	260
DRAM Component Operating Temperature Range	260
Electrical Characteristics – AC and DC Operating Conditions	261
Supply Operating Conditions	261
Leakages	262
V _{REFCA} Supply	262
V _{REFDQ} Supply and Calibration Ranges	263
V _{REFDQ} Ranges	264
Electrical Characteristics – AC and DC Single-Ended Input Measurement Levels	265
RESET_n Input Levels	265
Command/Address Input Levels	265
Command, Control, and Address Setup, Hold, and Derating	267
Data Receiver Input Requirements	269
Connectivity Test (CT) Mode Input Levels	273
Electrical Characteristics – AC and DC Differential Input Measurement Levels	277
Differential Inputs	277
Single-Ended Requirements for CK Differential Signals	278
Slew Rate Definitions for CK Differential Input Signals	279
CK Differential Input Cross Point Voltage	280
DQS Differential Input Signal Definition and Swing Requirements	281
DQS Differential Input Cross Point Voltage	283
Slew Rate Definitions for DQS Differential Input Signals	284
Electrical Characteristics – Overshoot and Undershoot Specifications	286
Address, Command, and Control Overshoot and Undershoot Specifications	286
Clock Overshoot and Undershoot Specifications	287
Data, Strobe, and Mask Overshoot and Undershoot Specifications	288
Electrical Characteristics – AC and DC Output Measurement Levels	288
Single-Ended Outputs	288
Differential Outputs	290
Reference Load for AC Timing and Output Slew Rate	291
Connectivity Test Mode Output Levels	292
Electrical Characteristics – AC and DC Output Driver Characteristics	293
Connectivity Test Mode Output Driver Electrical Characteristics	293
Output Driver Electrical Characteristics	295
Output Driver Temperature and Voltage Sensitivity	298
Alert Driver	298
Electrical Characteristics – On-Die Termination Characteristics	299
ODT Levels and I-V Characteristics	299
ODT Temperature and Voltage Sensitivity	301
ODT Timing Definitions	301
DRAM Package Electrical Specifications	305
Thermal Characteristics	309
Current Specifications – Measurement Conditions	310
I _{DD} , I _{PP} , and I _{DDQ} Measurement Conditions	310
I _{DD} Definitions	312
Current Specifications – Patterns and Test Conditions	316
Current Test Definitions and Patterns	316



I_{DD} Specifications 325
Current Specifications – Limits 326
Speed Bin Tables 330
Refresh Parameters By Device Density 338
Electrical Characteristics and AC Timing Parameters 339
Electrical Characteristics and AC Timing Parameters: 2666 Through 3200 351
Converting Time-Based Specifications to Clock-Based Requirements 363
Options Tables 364

List of Figures

Figure 1: Order Part Number Example	3
Figure 2: 1 Gig x 4 Functional Block Diagram	21
Figure 3: 512 Meg x 8 Functional Block Diagram	21
Figure 4: 256 Meg x 16 Functional Block Diagram	22
Figure 5: 78-Ball x4, x8 Ball Assignments	23
Figure 6: 96-Ball x16 Ball Assignments	24
Figure 7: 78-Ball FBGA – x4, x8 "HX"	28
Figure 8: 78-Ball FBGA – x4, x8 "RH"	29
Figure 9: 96-Ball FBGA – x16 "HA"	30
Figure 10: 96-Ball FBGA – x16 "GE"	31
Figure 11: Simplified State Diagram	32
Figure 12: RESET and Initialization Sequence at Power-On Ramping	38
Figure 13: RESET Procedure at Power Stable Condition	39
Figure 14: ^t MRD Timing	41
Figure 15: ^t MOD Timing	41
Figure 16: DLL-Off Mode Read Timing Operation	70
Figure 17: DLL Switch Sequence from DLL-On to DLL-Off	72
Figure 18: DLL Switch Sequence from DLL-Off to DLL-On	73
Figure 19: Write Leveling Concept, Example 1	75
Figure 20: Write Leveling Concept, Example 2	76
Figure 21: Write Leveling Sequence (DQS Capturing CK LOW at T1 and CK HIGH at T2)	78
Figure 22: Write Leveling Exit	79
Figure 23: CAL Timing Definition	80
Figure 24: CAL Timing Example (Consecutive CS _n = LOW)	80
Figure 25: CAL Enable Timing – ^t MOD _{CAL}	81
Figure 26: ^t MOD _{CAL} , MRS to Valid Command Timing with CAL Enabled	81
Figure 27: CAL Enabling MRS to Next MRS Command, ^t MRD _{CAL}	82
Figure 28: ^t MRD _{CAL} , Mode Register Cycle Time With CAL Enabled	82
Figure 29: Consecutive READ BL8, CAL3, 1 ^t CK Preamble, Different Bank Group	83
Figure 30: Consecutive READ BL8, CAL4, 1 ^t CK Preamble, Different Bank Group	83
Figure 31: Auto Self Refresh Ranges	86
Figure 32: MPR Block Diagram	87
Figure 33: MPR READ Timing	93
Figure 34: MPR Back-to-Back READ Timing	94
Figure 35: MPR READ-to-WRITE Timing	95
Figure 36: MPR WRITE and WRITE-to-READ Timing	96
Figure 37: MPR Back-to-Back WRITE Timing	97
Figure 38: REFRESH Timing	97
Figure 39: READ-to-REFRESH Timing	98
Figure 40: WRITE-to-REFRESH Timing	98
Figure 41: Clock Mode Change from 1/2 Rate to 1/4 Rate (Initialization)	101
Figure 42: Clock Mode Change After Exiting Self Refresh	101
Figure 43: Comparison Between Gear-Down Disable and Gear-Down Enable	102
Figure 44: Maximum Power-Saving Mode Entry	103
Figure 45: Maximum Power-Saving Mode Entry with PDA	104
Figure 46: Maintaining Maximum Power-Saving Mode with CKE Transition	104
Figure 47: Maximum Power-Saving Mode Exit	105
Figure 48: Command/Address Parity Operation	106
Figure 49: Command/Address Parity During Normal Operation	108
Figure 50: Persistent CA Parity Error Checking Operation	109

Figure 51: CA Parity Error Checking – SRE Attempt	109
Figure 52: CA Parity Error Checking – SRX Attempt	110
Figure 53: CA Parity Error Checking – PDE/PDX	110
Figure 54: Parity Entry Timing Example – t_{MRD_PAR}	111
Figure 55: Parity Entry Timing Example – t_{MOD_PAR}	111
Figure 56: Parity Exit Timing Example – t_{MRD_PAR}	111
Figure 57: Parity Exit Timing Example – t_{MOD_PAR}	112
Figure 58: CA Parity Flow Diagram	113
Figure 59: PDA Operation Enabled, BL8	115
Figure 60: PDA Operation Enabled, BC4	115
Figure 61: MRS PDA Exit	116
Figure 62: V_{REFDQ} Voltage Range	117
Figure 63: Example of V_{REF} Set Tolerance and Step Size	119
Figure 64: V_{REFDQ} Timing Diagram for $V_{REF,time}$ Parameter	120
Figure 65: V_{REFDQ} Training Mode Entry and Exit Timing Diagram	121
Figure 66: V_{REF} Step: Single Step Size Increment Case	122
Figure 67: V_{REF} Step: Single Step Size Decrement Case	122
Figure 68: V_{REF} Full Step: From $V_{REF,min}$ to $V_{REF,max}$ Case	123
Figure 69: V_{REF} Full Step: From $V_{REF,max}$ to $V_{REF,min}$ Case	123
Figure 70: V_{REFDQ} Equivalent Circuit	124
Figure 71: Connectivity Test Mode Entry	128
Figure 72: hPPR WRA – Entry	131
Figure 73: hPPR WRA – Repair and Exit	132
Figure 74: hPPR WR – Entry	133
Figure 75: hPPR WR – Repair and Exit	133
Figure 76: sPPR – Entry	136
Figure 77: sPPR – Repair, and Exit	136
Figure 78: t_{RRD} Timing	139
Figure 79: t_{FAW} Timing	139
Figure 80: REFRESH Command Timing	141
Figure 81: Postponing REFRESH Commands (Example)	141
Figure 82: Pulling In REFRESH Commands (Example)	141
Figure 83: TCR Mode Example ¹	143
Figure 84: 4Gb with Fine Granularity Refresh Mode Example	146
Figure 85: OTF REFRESH Command Timing	147
Figure 86: Self Refresh Entry/Exit Timing	150
Figure 87: Self Refresh Entry/Exit Timing with CAL Mode	151
Figure 88: Self Refresh Abort	152
Figure 89: Self Refresh Exit with NOP Command	153
Figure 90: Active Power-Down Entry and Exit	155
Figure 91: Power-Down Entry After Read and Read with Auto Precharge	156
Figure 92: Power-Down Entry After Write and Write with Auto Precharge	156
Figure 93: Power-Down Entry After Write	157
Figure 94: Precharge Power-Down Entry and Exit	157
Figure 95: REFRESH Command to Power-Down Entry	158
Figure 96: Active Command to Power-Down Entry	158
Figure 97: PRECHARGE/PRECHARGE ALL Command to Power-Down Entry	159
Figure 98: MRS Command to Power-Down Entry	159
Figure 99: Power-Down Entry/Exit Clarifications – Case 1	160
Figure 100: Active Power-Down Entry and Exit Timing with CAL	160
Figure 101: REFRESH Command to Power-Down Entry with CAL	161
Figure 102: ODT Power-Down Entry with ODT Buffer Disable Mode	162

Figure 103: ODT Power-Down Exit with ODT Buffer Disable Mode	163
Figure 104: CRC Write Data Operation	164
Figure 105: CRC Error Reporting	173
Figure 106: CA Parity Flow Diagram	174
Figure 107: 1 ^t CK vs. 2 ^t CK WRITE Preamble Mode	179
Figure 108: 1 ^t CK vs. 2 ^t CK WRITE Preamble Mode, ^t CCD = 4	180
Figure 109: 1 ^t CK vs. 2 ^t CK WRITE Preamble Mode, ^t CCD = 5	181
Figure 110: 1 ^t CK vs. 2 ^t CK WRITE Preamble Mode, ^t CCD = 6	181
Figure 111: 1 ^t CK vs. 2 ^t CK READ Preamble Mode	182
Figure 112: READ Preamble Training	183
Figure 113: WRITE Postamble	183
Figure 114: READ Postamble	184
Figure 115: Bank Group x4/x8 Block Diagram	185
Figure 116: READ Burst ^t CCD_S and ^t CCD_L Examples	186
Figure 117: Write Burst ^t CCD_S and ^t CCD_L Examples	186
Figure 118: ^t RRD Timing	187
Figure 119: ^t WTR_S Timing (WRITE-to-READ, Different Bank Group, CRC and DM Disabled)	187
Figure 120: ^t WTR_L Timing (WRITE-to-READ, Same Bank Group, CRC and DM Disabled)	188
Figure 121: Read Timing Definition	190
Figure 122: Clock-to-Data Strobe Relationship	191
Figure 123: Data Strobe-to-Data Relationship	192
Figure 124: ^t LZ and ^t HZ Method for Calculating Transitions and Endpoints	193
Figure 125: ^t RPRE Method for Calculating Transitions and Endpoints	194
Figure 126: ^t RPST Method for Calculating Transitions and Endpoints	195
Figure 127: READ Burst Operation, RL = 11 (AL = 0, CL = 11, BL8)	196
Figure 128: READ Burst Operation, RL = 21 (AL = 10, CL = 11, BL8)	197
Figure 129: Consecutive READ (BL8) with 1 ^t CK Preamble in Different Bank Group	198
Figure 130: Consecutive READ (BL8) with 2 ^t CK Preamble in Different Bank Group	198
Figure 131: Nonconsecutive READ (BL8) with 1 ^t CK Preamble in Same or Different Bank Group	199
Figure 132: Nonconsecutive READ (BL8) with 2 ^t CK Preamble in Same or Different Bank Group	199
Figure 133: READ (BC4) to READ (BC4) with 1 ^t CK Preamble in Different Bank Group	200
Figure 134: READ (BC4) to READ (BC4) with 2 ^t CK Preamble in Different Bank Group	200
Figure 135: READ (BL8) to READ (BC4) OTF with 1 ^t CK Preamble in Different Bank Group	201
Figure 136: READ (BL8) to READ (BC4) OTF with 2 ^t CK Preamble in Different Bank Group	201
Figure 137: READ (BC4) to READ (BL8) OTF with 1 ^t CK Preamble in Different Bank Group	202
Figure 138: READ (BC4) to READ (BL8) OTF with 2 ^t CK Preamble in Different Bank Group	202
Figure 139: READ (BL8) to WRITE (BL8) with 1 ^t CK Preamble in Same or Different Bank Group	203
Figure 140: READ (BL8) to WRITE (BL8) with 2 ^t CK Preamble in Same or Different Bank Group	203
Figure 141: READ (BC4) OTF to WRITE (BC4) OTF with 1 ^t CK Preamble in Same or Different Bank Group	204
Figure 142: READ (BC4) OTF to WRITE (BC4) OTF with 2 ^t CK Preamble in Same or Different Bank Group	205
Figure 143: READ (BC4) Fixed to WRITE (BC4) Fixed with 1 ^t CK Preamble in Same or Different Bank Group	205
Figure 144: READ (BC4) Fixed to WRITE (BC4) Fixed with 2 ^t CK Preamble in Same or Different Bank Group	206
Figure 145: READ (BC4) to WRITE (BL8) OTF with 1 ^t CK Preamble in Same or Different Bank Group	207
Figure 146: READ (BC4) to WRITE (BL8) OTF with 2 ^t CK Preamble in Same or Different Bank Group	207
Figure 147: READ (BL8) to WRITE (BC4) OTF with 1 ^t CK Preamble in Same or Different Bank Group	208
Figure 148: READ (BL8) to WRITE (BC4) OTF with 2 ^t CK Preamble in Same or Different Bank Group	208
Figure 149: READ to PRECHARGE with 1 ^t CK Preamble	209
Figure 150: READ to PRECHARGE with 2 ^t CK Preamble	210
Figure 151: READ to PRECHARGE with Additive Latency and 1 ^t CK Preamble	210
Figure 152: READ with Auto Precharge and 1 ^t CK Preamble	211
Figure 153: READ with Auto Precharge, Additive Latency, and 1 ^t CK Preamble	212
Figure 154: Consecutive READ (BL8) with 1 ^t CK Preamble and DBI in Different Bank Group	212

Figure 155: Consecutive READ (BL8) with 1 ^t CK Preamble and CA Parity in Different Bank Group	213
Figure 156: READ (BL8) to WRITE (BL8) with 1 ^t CK Preamble and CA Parity in Same or Different Bank Group ...	214
Figure 157: READ (BL8) to WRITE (BL8 or BC4: OTF) with 1 ^t CK Preamble and Write CRC in Same or Different Bank Group	215
Figure 158: READ (BC4: Fixed) to WRITE (BC4: Fixed) with 1 ^t CK Preamble and Write CRC in Same or Different Bank Group	216
Figure 159: Consecutive READ (BL8) with CAL (3 ^t CK) and 1 ^t CK Preamble in Different Bank Group	216
Figure 160: Consecutive READ (BL8) with CAL (4 ^t CK) and 1 ^t CK Preamble in Different Bank Group	217
Figure 161: Write Timing Definition	219
Figure 162: ^t WPRE Method for Calculating Transitions and Endpoints	220
Figure 163: ^t WPST Method for Calculating Transitions and Endpoints	221
Figure 164: Rx Compliance Mask	222
Figure 165: V _{CENT_DQ} V _{REFDQ} Voltage Variation	222
Figure 166: Rx Mask DQ-to-DQS Timings	223
Figure 167: Rx Mask DQ-to-DQS DRAM-Based Timings	224
Figure 168: Example of Data Input Requirements Without Training	225
Figure 169: WRITE Burst Operation, WL = 9 (AL = 0, CWL = 9, BL8)	226
Figure 170: WRITE Burst Operation, WL = 19 (AL = 10, CWL = 9, BL8)	227
Figure 171: Consecutive WRITE (BL8) with 1 ^t CK Preamble in Different Bank Group	227
Figure 172: Consecutive WRITE (BL8) with 2 ^t CK Preamble in Different Bank Group	228
Figure 173: Nonconsecutive WRITE (BL8) with 1 ^t CK Preamble in Same or Different Bank Group	229
Figure 174: Nonconsecutive WRITE (BL8) with 2 ^t CK Preamble in Same or Different Bank Group	229
Figure 175: WRITE (BC4) OTF to WRITE (BC4) OTF with 1 ^t CK Preamble in Different Bank Group	230
Figure 176: WRITE (BC4) OTF to WRITE (BC4) OTF with 2 ^t CK Preamble in Different Bank Group	231
Figure 177: WRITE (BC4) Fixed to WRITE (BC4) Fixed with 1 ^t CK Preamble in Different Bank Group	231
Figure 178: WRITE (BL8) to WRITE (BC4) OTF with 1 ^t CK Preamble in Different Bank Group	232
Figure 179: WRITE (BC4) OTF to WRITE (BL8) with 1 ^t CK Preamble in Different Bank Group	233
Figure 180: WRITE (BL8) to READ (BL8) with 1 ^t CK Preamble in Different Bank Group	233
Figure 181: WRITE (BL8) to READ (BL8) with 1 ^t CK Preamble in Same Bank Group	234
Figure 182: WRITE (BC4) OTF to READ (BC4) OTF with 1 ^t CK Preamble in Different Bank Group	235
Figure 183: WRITE (BC4) OTF to READ (BC4) OTF with 1 ^t CK Preamble in Same Bank Group	235
Figure 184: WRITE (BC4) Fixed to READ (BC4) Fixed with 1 ^t CK Preamble in Different Bank Group	236
Figure 185: WRITE (BC4) Fixed to READ (BC4) Fixed with 1 ^t CK Preamble in Same Bank Group	236
Figure 186: WRITE (BL8/BC4-OTF) to PRECHARGE with 1 ^t CK Preamble	237
Figure 187: WRITE (BC4-Fixed) to PRECHARGE with 1 ^t CK Preamble	238
Figure 188: WRITE (BL8/BC4-OTF) to Auto PRECHARGE with 1 ^t CK Preamble	238
Figure 189: WRITE (BC4-Fixed) to Auto PRECHARGE with 1 ^t CK Preamble	239
Figure 190: WRITE (BL8/BC4-OTF) with 1 ^t CK Preamble and DBI	240
Figure 191: WRITE (BC4-Fixed) with 1 ^t CK Preamble and DBI	241
Figure 192: Consecutive Write (BL8) with 1 ^t CK Preamble and CA Parity in Different Bank Group	242
Figure 193: Consecutive WRITE (BL8/BC4-OTF) with 1 ^t CK Preamble and Write CRC in Same or Different Bank Group	243
Figure 194: Consecutive WRITE (BC4-Fixed) with 1 ^t CK Preamble and Write CRC in Same or Different Bank Group	244
Figure 195: Nonconsecutive WRITE (BL8/BC4-OTF) with 1 ^t CK Preamble and Write CRC in Same or Different Bank Group	245
Figure 196: Nonconsecutive WRITE (BL8/BC4-OTF) with 2 ^t CK Preamble and Write CRC in Same or Different Bank Group	246
Figure 197: WRITE (BL8/BC4-OTF/Fixed) with 1 ^t CK Preamble and Write CRC in Same or Different Bank Group	247
Figure 198: ZQ Calibration Timing	250
Figure 199: Functional Representation of ODT	251
Figure 200: Synchronous ODT Timing with BL8	254

Figure 201: Synchronous ODT with BC4	254
Figure 202: ODT During Reads	255
Figure 203: Dynamic ODT (1 ^t CK Preamble; CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled)	257
Figure 204: Dynamic ODT Overlapped with R _{TT(NOM)} (CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled)	258
Figure 205: Asynchronous ODT Timings with DLL Off	259
Figure 206: V _{REFDQ} Voltage Range	262
Figure 207: RESET_n Input Slew Rate Definition	265
Figure 208: Single-Ended Input Slew Rate Definition	267
Figure 209: DQ Slew Rate Definitions	270
Figure 210: Rx Mask Relative to ^t DS/ ^t DH	272
Figure 211: Rx Mask Without Write Training	273
Figure 212: TEN Input Slew Rate Definition	274
Figure 213: CT Type-A Input Slew Rate Definition	274
Figure 214: CT Type-B Input Slew Rate Definition	275
Figure 215: CT Type-C Input Slew Rate Definition	276
Figure 216: CT Type-D Input Slew Rate Definition	276
Figure 217: Differential AC Swing and “Time Exceeding AC-Level” ^t DVAC	277
Figure 218: Single-Ended Requirements for CK	279
Figure 219: Differential Input Slew Rate Definition for CK _t , CK _c	280
Figure 220: V _{IX(CK)} Definition	280
Figure 221: Differential Input Signal Definition for DQS _t , DQS _c	281
Figure 222: DQS _t , DQS _c Input Peak Voltage Calculation and Range of Exempt non-Monotonic Signaling	282
Figure 223: V _{IXDQS} Definition	283
Figure 224: Differential Input Slew Rate and Input Level Definition for DQS _t , DQS _c	284
Figure 225: ADDR, CMD, CNTL Overshoot and Undershoot Definition	286
Figure 226: CK Overshoot and Undershoot Definition	287
Figure 227: Data, Strobe, and Mask Overshoot and Undershoot Definition	288
Figure 228: Single-ended Output Slew Rate Definition	289
Figure 229: Differential Output Slew Rate Definition	291
Figure 230: Reference Load For AC Timing and Output Slew Rate	292
Figure 231: Connectivity Test Mode Reference Test Load	292
Figure 232: Connectivity Test Mode Output Slew Rate Definition	293
Figure 233: Output Driver During Connectivity Test Mode	294
Figure 234: Output Driver: Definition of Voltages and Currents	295
Figure 235: Alert Driver	299
Figure 236: ODT Definition of Voltages and Currents	300
Figure 237: ODT Timing Reference Load	301
Figure 238: ^t ADC Definition with Direct ODT Control	303
Figure 239: ^t ADC Definition with Dynamic ODT Control	303
Figure 240: ^t AOFAS and ^t AONAS Definitions	304
Figure 241: Thermal Measurement Point	310
Figure 242: Measurement Setup and Test Load for I _{DDX} , I _{DDPx} , and I _{DDQX}	311
Figure 243: Correlation: Simulated Channel I/O Power to Actual Channel I/O Power	312

List of Tables

Table 1: Key Timing Parameters	2
Table 2: Addressing	2
Table 3: Ball Descriptions	25
Table 4: State Diagram Command Definitions	33
Table 5: Supply Power-up Slew Rate	35
Table 6: Address Pin Mapping	43
Table 7: MR0 Register Definition	43
Table 8: Burst Type and Burst Order	45
Table 9: Address Pin Mapping	47
Table 10: MR1 Register Definition	47
Table 11: Additive Latency (AL) Settings	49
Table 12: TDQS Function Matrix	50
Table 13: Address Pin Mapping	51
Table 14: MR2 Register Definition	51
Table 15: Address Pin Mapping	54
Table 16: MR3 Register Definition	54
Table 17: Address Pin Mapping	57
Table 18: MR4 Register Definition	57
Table 19: Address Pin Mapping	61
Table 20: MR5 Register Definition	61
Table 21: Address Pin Mapping	64
Table 22: MR6 Register Definition	64
Table 23: Truth Table – Command	66
Table 24: Truth Table – CKE	68
Table 25: MR Settings for Leveling Procedures	76
Table 26: DRAM TERMINATION Function in Leveling Mode	76
Table 27: Auto Self Refresh Mode	85
Table 28: MR3 Setting for the MPR Access Mode	87
Table 29: DRAM Address to MPR UI Translation	87
Table 30: MPR Page and MPRx Definitions	88
Table 31: MPR Readout Serial Format	90
Table 32: MPR Readout – Parallel Format	91
Table 33: MPR Readout Staggered Format, x4	92
Table 34: MPR Readout Staggered Format, x4 – Consecutive READs	92
Table 35: MPR Readout Staggered Format, x8 and x16	93
Table 36: Mode Register Setting for CA Parity	108
Table 37: V_{REFDQ} Range and Levels	118
Table 38: V_{REFDQ} Settings ($V_{DDQ} = 1.2V$)	124
Table 39: Connectivity Mode Pin Description and Switching Levels	126
Table 40: PPR MR0 Guard Key Settings	130
Table 41: DDR4 hPPR Timing Parameters DDR4-1600 through DDR4-3200	133
Table 42: sPPR Associated Rows	134
Table 43: PPR MR0 Guard Key Settings	135
Table 44: DDR4 sPPR Timing Parameters DDR4-1600 through DDR4-3200	136
Table 45: DDR4 Repair Mode Support Identifier	136
Table 46: MAC Encoding of MPR Page 3 MPR3	138
Table 47: Normal REFI Refresh (TCR Disabled)	142
Table 48: Normal REFI Refresh (TCR Enabled)	143
Table 49: MRS Definition	144
Table 50: REFRESH Command Truth Table	144

Table 51: t_{REFI} and t_{RFC} Parameters	145
Table 52: Power-Down Entry Definitions	154
Table 53: CRC Error Detection Coverage	165
Table 54: CRC Data Mapping for x4 Devices, BL8	167
Table 55: CRC Data Mapping for x8 Devices, BL8	167
Table 56: CRC Data Mapping for x16 Devices, BL8	168
Table 57: CRC Data Mapping for x4 Devices, BC4	168
Table 58: CRC Data Mapping for x8 Devices, BC4	169
Table 59: CRC Data Mapping for x16 Devices, BC4	170
Table 60: DBI vs. DM vs. TDQS Function Matrix	175
Table 61: DBI Write, DQ Frame Format (x8)	175
Table 62: DBI Write, DQ Frame Format (x16)	175
Table 63: DBI Read, DQ Frame Format (x8)	176
Table 64: DBI Read, DQ Frame Format (x16)	176
Table 65: DM vs. TDQS vs. DBI Function Matrix	177
Table 66: Data Mask, DQ Frame Format (x8)	177
Table 67: Data Mask, DQ Frame Format (x16)	177
Table 68: CWL Selection	180
Table 69: DDR4 Bank Group Timing Examples	185
Table 70: Read to Write and Write to Read Command Intervals	190
Table 71: Termination State Table	252
Table 72: Read Termination Disable Window	252
Table 73: ODT Latency at DDR4-1600/-1866/-2133/-2400/-2666/-3200	253
Table 74: Dynamic ODT Latencies and Timing (1^t CK Preamble Mode and CRC Disabled)	256
Table 75: Dynamic ODT Latencies and Timing with Preamble Mode and CRC Mode Matrix	257
Table 76: Absolute Maximum Ratings	260
Table 77: Temperature Range	260
Table 78: Recommended Supply Operating Conditions	261
Table 79: V_{DD} Slew Rate	261
Table 80: Leakages	262
Table 81: V_{REFDQ} Specification	263
Table 82: V_{REFDQ} Range and Levels	264
Table 83: RESET_n Input Levels (CMOS)	265
Table 84: Command and Address Input Levels: DDR4-1600 Through DDR4-2400	265
Table 85: Command and Address Input Levels: DDR4-2666	266
Table 86: Command and Address Input Levels: DDR4-2933 and DDR4-3200	266
Table 87: Single-Ended Input Slew Rates	267
Table 88: Command and Address Setup and Hold Values Referenced – AC/DC-Based	268
Table 89: Derating Values for t_{IS}/t_{IH} – AC100DC75-Based	268
Table 90: Derating Values for t_{IS}/t_{IH} – AC90/DC65-Based	269
Table 91: DQ Input Receiver Specifications	270
Table 92: Rx Mask and t_{DS}/t_{DH} without Write Training	273
Table 93: TEN Input Levels (CMOS)	273
Table 94: CT Type-A Input Levels	274
Table 95: CT Type-B Input Levels	275
Table 96: CT Type-C Input Levels (CMOS)	275
Table 97: CT Type-D Input Levels	276
Table 98: Differential Input Swing Requirements for CK_t, CK_c	277
Table 99: Minimum Time AC Time t_{DVAC} for CK	278
Table 100: Single-Ended Requirements for CK	279
Table 101: CK Differential Input Slew Rate Definition	279
Table 102: Cross Point Voltage For CK Differential Input Signals at DDR4-1600 through DDR4-2400	281

Table 103: Cross Point Voltage For CK Differential Input Signals at DDR4-2666 through DDR4-3200	281
Table 104: DDR4-1600 through DDR4-2400 Differential Input Swing Requirements for DQS_t, DQS_c	282
Table 105: DDR4-2633 through DDR4-3200 Differential Input Swing Requirements for DQS_t, DQS_c	282
Table 106: Cross Point Voltage For Differential Input Signals DQS	283
Table 107: DQS Differential Input Slew Rate Definition	284
Table 108: DDR4-1600 through DDR4-2400 Differential Input Slew Rate and Input Levels for DQS_t, DQS_c ...	284
Table 109: DDR4-2666 through DDR4-3200 Differential Input Slew Rate and Input Levels for DQS_t, DQS_c ...	285
Table 110: ADDR, CMD, CNTL Overshoot and Undershoot/Specifications	286
Table 111: CK Overshoot and Undershoot/ Specifications	287
Table 112: Data, Strobe, and Mask Overshoot and Undershoot/ Specifications	288
Table 113: Single-Ended Output Levels	288
Table 114: Single-Ended Output Slew Rate Definition	289
Table 115: Single-Ended Output Slew Rate	290
Table 116: Differential Output Levels	290
Table 117: Differential Output Slew Rate Definition	290
Table 118: Differential Output Slew Rate	291
Table 119: Connectivity Test Mode Output Levels	292
Table 120: Connectivity Test Mode Output Slew Rate	293
Table 121: Output Driver Electrical Characteristics During Connectivity Test Mode	295
Table 122: Strong Mode (34Ω) Output Driver Electrical Characteristics	296
Table 123: Weak Mode (48Ω) Output Driver Electrical Characteristics	297
Table 124: Output Driver Sensitivity Definitions	298
Table 125: Output Driver Voltage and Temperature Sensitivity	298
Table 126: Alert Driver Voltage	299
Table 127: ODT DC Characteristics	300
Table 128: ODT Sensitivity Definitions	301
Table 129: ODT Voltage and Temperature Sensitivity	301
Table 130: ODT Timing Definitions	302
Table 131: Reference Settings for ODT Timing Measurements	302
Table 132: DRAM Package Electrical Specifications for x4 and x8 Devices	305
Table 133: DRAM Package Electrical Specifications for x16 Devices	306
Table 134: Pad Input/Output Capacitance	308
Table 135: Thermal Characteristics	309
Table 136: Basic I _{DD} , I _{PP} , and I _{DDQ} Measurement Conditions	312
Table 137: I _{DD0} and I _{PP0} Measurement-Loop Pattern ¹	316
Table 138: I _{DD1} Measurement – Loop Pattern ¹	317
Table 139: I _{DD2N} , I _{DD3N} , and I _{PP3P} Measurement – Loop Pattern ¹	318
Table 140: I _{DD2NT} and I _{DDQ2NT} Measurement – Loop Pattern ¹	319
Table 141: I _{DD4R} Measurement – Loop Pattern ¹	320
Table 142: I _{DD4W} Measurement – Loop Pattern ¹	321
Table 143: I _{DD4WC} Measurement – Loop Pattern ¹	322
Table 144: I _{DD5R} Measurement – Loop Pattern ¹	323
Table 145: I _{DD7} Measurement – Loop Pattern ¹	324
Table 146: Timings used for I _{DD} , I _{PP} , and I _{DDQ} Measurement – Loop Patterns	325
Table 147: I _{DD} , I _{PP} , and I _{DDQ} Current Limits – Rev. A	326
Table 148: I _{DD} , I _{PP} , and I _{DDQ} Current Limits – Rev. B	327
Table 149: DDR4-1600 Speed Bins and Operating Conditions	330
Table 150: DDR4-1866 Speed Bins and Operating Conditions	331
Table 151: DDR4-2133 Speed Bins and Operating Conditions	332
Table 152: DDR4-2400 Speed Bins and Operating Conditions	333
Table 153: DDR4-2666 Speed Bins and Operating Conditions	334
Table 154: DDR4-2933 Speed Bins and Operating Conditions	335



Table 155: DDR4-3200 Speed Bins and Operating Conditions	337
Table 156: Refresh Parameters by Device Density	338
Table 157: Electrical Characteristics and AC Timing Parameters: DDR4-1600 through DDR4-2400	339
Table 158: Electrical Characteristics and AC Timing Parameters	351
Table 159: Options - Speed Based	364
Table 160: Options - Width Based	365

General Notes and Description

Description

The DDR4 SDRAM is a high-speed dynamic random-access memory internally configured as an eight-bank DRAM for the x16 configuration and as a 16-bank DRAM for the x4 and x8 configurations. The DDR4 SDRAM uses an $8n$ -prefetch architecture to achieve high-speed operation. The $8n$ -prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins.

A single READ or WRITE operation for the DDR4 SDRAM consists of a single $8n$ -bit wide, four-clock data transfer at the internal DRAM core and two corresponding n -bit wide, one-half-clock-cycle data transfers at the I/O pins.

Industrial Temperature

An industrial temperature (IT) device option requires that the case temperature not exceed below -40°C or above 95°C . JEDEC specifications require the refresh rate to double when T_C exceeds 85°C ; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when operating outside of the commercial temperature range, when T_C is between -40°C and 0°C .

General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation), unless specifically stated otherwise.
- Throughout the data sheet, the various figures and text refer to DQs as "DQ." The DQ term is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms "_t" and "_c" are used to represent the true and complement of a differential signal pair. These terms replace the previously used notation of "#" and/or overbar characters. For example, differential data strobe pair DQS, DQS# is now referred to as DQS_t, DQS_c.
- The term "_n" is used to represent a signal that is active LOW and replaces the previously used "#" and/or overbar characters. For example: CS# is now referred to as CS_n.
- The terms "DQS" and "CK" found throughout the data sheet are to be interpreted as DQS_t, DQS_c and CK_t, CK_c respectively, unless specifically stated otherwise.
- Complete functionality may be described throughout the entire document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated here within is considered undefined, illegal, and not supported, and can result in unknown operation.
- Addressing is denoted as BG[n] for bank group, BA[n] for bank address, and A[n] for row/col address.
- The NOP command is not allowed, except when exiting maximum power savings mode or when entering gear-down mode, and only a DES command should be used.

- Not all features described within this document may be available on the Rev. A (first) version.
- Not all specifications listed are finalized industry standards; best conservative estimates have been provided when an industry standard has not been finalized.
- Although it is implied throughout the specification, the DRAM must be used after V_{DD} has reached the stable power-on level, which is achieved by toggling CKE at least once every $8192 \times t_{REFI}$. However, in the event CKE is fixed HIGH, toggling CS_n at least once every $8192 \times t_{REFI}$ is an acceptable alternative. Placing the DRAM into self refresh mode also alleviates the need to toggle CKE.
- Not all features designated in the data sheet may be supported by earlier die revisions due to late definition by JEDEC.

Definitions of the Device-Pin Signal Level

- HIGH: A device pin is driving the logic 1 state.
- LOW: A device pin is driving the logic 0 state.
- High-Z: A device pin is tri-state.
- ODT: A device pin terminates with the ODT setting, which could be terminating or tri-state depending on the mode register setting.

Definitions of the Bus Signal Level

- HIGH: One device on the bus is HIGH, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally V_{DDQ} .
- LOW: One device on the bus is LOW, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally $V_{OL(DC)}$ if ODT was enabled, or V_{SSQ} if High-Z.
- High-Z: All devices on the bus are High-Z. The voltage level on the bus is undefined as the bus is floating.
- ODT: At least one device on the bus is ODT, and all others are High-Z. The voltage level on the bus is nominally V_{DDQ} .
- The specification requires 8,192 refresh commands within 64ms between 0 °C and 85 °C. This allows for a t_{REFI} of 7.8125 μ s (the use of "7.8 μ s" is truncated from 7.8125 μ s). The specification also requires 8,192 refresh commands within 32ms between 85 °C and 95 °C. This allows for a t_{REFI} of 3.90625 μ s (the use of "3.9 μ s" is truncated from 3.90625 μ s).

Functional Block Diagrams

DDR4 SDRAM is a high-speed, CMOS dynamic random access memory. It is internally configured as an 16-bank (4-banks per Bank Group) DRAM.

Figure 2: 1 Gig x 4 Functional Block Diagram




Figure 3: 512 Meg x 8 Functional Block Diagram






Figure 4: 256 Meg x 16 Functional Block Diagram




Ball Assignments

Figure 5: 78-Ball x4, x8 Ball Assignments



- Notes:
1. See Ball Descriptions.
 2. A comma "," separates the configuration; a slash "/" defines a selectable function. For example: Ball A7 = NF, NF/DM_n/DBI_n/TDQS_t where NF applies to the x4 configuration only. NF/DM_n/DBI_n/TDQS_t applies to the x8 configuration only and is selectable between NF, DM_n, DBI_n, or TDQS_t via MRS.
 3. Address bits (including bank groups) are density- and configuration-dependent (see Addressing).

Figure 6: 96-Ball x16 Ball Assignments



- Notes:
1. See Ball Descriptions.
 2. A slash "/" defines a selectable function. For example: Ball E7 = NF/LDM_n. If data mask is enabled via the MRS, ball E7 = LDM_n. If data mask is disabled in the MRS, E7 = NF (no function).
 3. Address bits (including bank groups) are density- and configuration-dependent (see Addressing).

Ball Descriptions

The pin description table below is a comprehensive list of all possible pins for DDR4 devices. All pins listed may not be supported on the device defined in this data sheet. See the Ball Assignments section to review all pins used on this device.

Table 3: Ball Descriptions

Symbol	Type	Description
A[17:0]	Input	Address inputs: Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands to select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, WE_n/A14, CAS_n/A15, RAS_n/A16 have additional functions, see individual entries in this table.) The address inputs also provide the op-code during the MODE REGISTER SET command. A16 is used on some 8Gb and 16Gb parts, and A17 is only used on some 16Gb parts.
A10/AP	Input	Auto precharge: A10 is sampled during READ and WRITE commands to determine whether auto precharge should be performed to the accessed bank after a READ or WRITE operation. (HIGH = auto precharge; LOW = no auto precharge.) A10 is sampled during a PRECHARGE command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by the bank group and bank addresses.
A12/BC_n	Input	Burst chop: A12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed. (HIGH = no burst chop; LOW = burst chopped). See the Command Truth Table.
ACT_n	Input	Command input: ACT_n indicates an ACTIVATE command. When ACT_n (along with CS_n) is LOW, the input pins RAS_n/A16, CAS_n/A15, and WE_n/A14 are treated as row address inputs for the ACTIVATE command. When ACT_n is HIGH (along with CS_n LOW), the input pins RAS_n/A16, CAS_n/A15, and WE_n/A14 are treated as normal commands that use the RAS_n, CAS_n, and WE_n signals. See the Command Truth Table.
BA[1:0]	Input	Bank address inputs: Define the bank (within a bank group) to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determines which mode register is to be accessed during a MODE REGISTER SET command.
BG[1:0]	Input	Bank group address inputs: Define the bank group to which a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determines which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in the x4 and x8 configurations. BG1 is not used in the x16 configuration.
C0/CKE1, C1/CS1_n, C2/ODT1	Input	Stack address inputs: These inputs are used only when devices are stacked; that is, they are used in 2H, 4H, and 8H stacks for x4 and x8 configurations (these pins are not used in the x16 configuration). DDR4 will support a traditional DDP package, which uses these three signals for control of the second die (CS1_n, CKE1, ODT1). DDR4 is not expected to support a traditional QDP package. For all other stack configurations, such as a 4H or 8H, it is assumed to be a single-load (master/slave) type of configuration where C0, C1, and C2 are used as chip ID selects in conjunction with a single CS_n, CKE, and ODT signal.
CK_t, CK_c	Input	Clock: Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c.