



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# DDR3 SDRAM

**MT41J256M4 – 32 Meg x 4 x 8 banks**

**MT41J128M8 – 16 Meg x 8 x 8 banks**

**MT41J64M16 – 8 Meg x 16 x 8 banks**

## Features

- $V_{DD} = V_{DDQ} = 1.5V \pm 0.075V$
- 1.5V center-terminated push/pull I/O
- Differential bidirectional data strobe
- 8n-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- 8 internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS READ latency (CL)
- POSTED CAS ADDITIVE latency (AL)
- Programmable CAS WRITE latency (CWL) based on t<sub>CK</sub>
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- Self refresh mode
- T<sub>C</sub> of 0°C to 95°C
  - 64ms, 8192 cycle refresh at 0°C to 85°C
  - 32ms, 8192 cycle refresh at 85°C to 95°C
- Self refresh temperature (SRT)
- Automatic self refresh (ASR)
- Write leveling
- Multipurpose register
- Output driver calibration

## Options<sup>1</sup>

- Configuration
  - 256 Meg x 4
  - 128 Meg x 8
  - 64 Meg x 16
- FBGA package (Pb-free) – x4, x8
  - 78-ball (8mm x 11.5mm) Rev. G
  - 78-ball (8mm x 10.5mm) Rev. J
- FBGA package (Pb-free) – x16
  - 96-ball (8mm x 14mm) Rev. G
  - 96-ball (8mm x 14mm) Rev. J
- Timing – cycle time
  - 938ps @ CL = 14 (DDR3-2133) -093
  - 1.07ns @ CL = 13 (DDR3-1866) -107
  - 1.25ns @ CL = 11 (DDR3-1600) -125
  - 1.5ns @ CL = 9 (DDR3-1333) -15E
  - 1.87ns @ CL = 7 (DDR3-1066) -187E
- Operating temperature
  - Commercial (0°C ≤ T<sub>C</sub> ≤ +95°C) None
  - Industrial (-40°C ≤ T<sub>C</sub> ≤ +95°C) IT
- Revision :G / :J

## Marking

256M4  
128M8  
64M16

JP  
DA

JT  
TW

Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on <http://www.micron.com> for available offerings.


**Table 1: Key Timing Parameters**

Speed Grade	Data Rate (MT/s)	Target t <sup>RCD</sup> -t <sup>RP</sup> -CL	t <sup>RCD</sup> (ns)	t <sup>RP</sup> (ns)	CL (ns)
-093 <sup>1, 2, 3, 4</sup>	2133	14-14-14	13.09	13.09	13.09
-107 <sup>1, 2, 3</sup>	1866	13-13-13	13.91	13.91	13.91
-125 <sup>1, 2</sup>	1600	11-11-11	13.75	13.75	13.75
-15E <sup>1</sup>	1333	9-9-9	13.5	13.5	13.5
-187E	1066	7-7-7	13.1	13.1	13.1

- Notes: 1. Backward compatible to 1066, CL = 7 (-187E).  
 2. Backward compatible to 1333, CL = 9 (-15E).  
 3. Backward compatible to 1600, CL = 11 (-125).  
 4. Backward compatible to 1866, CL = 13 (-107).

**Table 2: Addressing**

Parameter	256 Meg x 4	128 Meg x 8	64 Meg x 16
Configuration	32 Meg x 4 x 8 banks	16 Meg x 8 x 8 banks	8 Meg x 16 x 8 banks
Refresh count	8K	8K	8K
Row addressing	16K (A[13:0])	16K (A[13:0])	8K (A[12:0])
Bank addressing	8 (BA[2:0])	8 (BA[2:0])	8 (BA[2:0])
Column addressing	2K (A[11, 9:0])	1K (A[9:0])	1K (A[9:0])
Page Size	1KB	1KB	2KB

**Figure 1: DDR3 Part Numbers**


Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on <http://www.micron.com> for available offerings.

### FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. For a quick conversion of an FBGA code, see the FBGA Part Marking Decoder on Micron's Web site: <http://www.micron.com>.



## Contents

State Diagram .....	11
Functional Description .....	12
Industrial Temperature .....	12
General Notes .....	12
Functional Block Diagrams .....	14
Ball Assignments and Descriptions .....	16
Package Dimensions .....	22
Electrical Specifications .....	26
Absolute Ratings .....	26
Input/Output Capacitance .....	27
Thermal Characteristics .....	28
Electrical Specifications – I <sub>DD</sub> Specifications and Conditions .....	30
Electrical Characteristics – I <sub>DD</sub> Specifications .....	41
Electrical Specifications – DC and AC .....	44
DC Operating Conditions .....	44
Input Operating Conditions .....	44
AC Overshoot/Undershoot Specification .....	48
Slew Rate Definitions for Single-Ended Input Signals .....	51
Slew Rate Definitions for Differential Input Signals .....	53
ODT Characteristics .....	54
ODT Resistors .....	55
ODT Sensitivity .....	56
ODT Timing Definitions .....	56
Output Driver Impedance .....	60
34 Ohm Output Driver Impedance .....	61
34 Ohm Driver .....	62
34 Ohm Output Driver Sensitivity .....	63
Alternative 40 Ohm Driver .....	64
40 Ohm Output Driver Sensitivity .....	64
Output Characteristics and Operating Conditions .....	66
Reference Output Load .....	68
Slew Rate Definitions for Single-Ended Output Signals .....	69
Slew Rate Definitions for Differential Output Signals .....	70
Speed Bin Tables .....	71
Electrical Characteristics and AC Operating Conditions .....	76
Command and Address Setup, Hold, and Derating .....	96
Data Setup, Hold, and Derating .....	104
Commands – Truth Tables .....	113
Commands .....	116
DESELECT .....	116
NO OPERATION .....	116
ZQ CALIBRATION LONG .....	116
ZQ CALIBRATION SHORT .....	116
ACTIVATE .....	116
READ .....	116
WRITE .....	117
PRECHARGE .....	118
REFRESH .....	118
SELF REFRESH .....	119
DLL Disable Mode .....	120



Input Clock Frequency Change .....	124
Write Leveling .....	126
Write Leveling Procedure .....	128
Write Leveling Mode Exit Procedure .....	130
Initialization .....	131
Mode Registers .....	133
Mode Register 0 (MR0) .....	134
Burst Length .....	134
Burst Type .....	135
DLL RESET .....	136
Write Recovery .....	136
Precharge Power-Down (Precharge PD) .....	137
CAS Latency (CL) .....	137
Mode Register 1 (MR1) .....	138
DLL Enable/DLL Disable .....	138
Output Drive Strength .....	139
OUTPUT ENABLE/DISABLE .....	139
TDQS Enable .....	139
On-Die Termination .....	140
WRITE LEVELING .....	140
POSTED CAS ADDITIVE Latency .....	140
Mode Register 2 (MR2) .....	141
CAS Write Latency (CWL) .....	142
AUTO SELF REFRESH (ASR) .....	142
SELF REFRESH TEMPERATURE (SRT) .....	143
SRT vs. ASR .....	143
DYNAMIC ODT .....	143
Mode Register 3 (MR3) .....	144
MULTIPURPOSE REGISTER (MPR) .....	144
MPR Functional Description .....	145
MPR Register Address Definitions and Bursting Order .....	146
MPR Read Predefined Pattern .....	152
MODE REGISTER SET (MRS) Command .....	152
ZQ CALIBRATION Operation .....	153
ACTIVATE Operation .....	154
READ Operation .....	156
WRITE Operation .....	167
DQ Input Timing .....	175
PRECHARGE Operation .....	177
SELF REFRESH Operation .....	177
Extended Temperature Usage .....	179
Power-Down Mode .....	180
RESET Operation .....	188
On-Die Termination (ODT) .....	190
Functional Representation of ODT .....	190
Nominal ODT .....	190
Dynamic ODT .....	192
Dynamic ODT Special Use Case .....	192
Functional Description .....	192
Synchronous ODT Mode .....	198
ODT Latency and Posted ODT .....	198
Timing Parameters .....	198



ODT Off During READs .....	201
Asynchronous ODT Mode .....	203
Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry) .....	205
Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit) .....	207
Asynchronous to Synchronous ODT Mode Transition (Short CKE Pulse) .....	209

## List of Tables

Table 1: Key Timing Parameters .....	1
Table 2: Addressing .....	2
Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions .....	18
Table 4: 96-Ball FBGA – x16 Ball Descriptions .....	20
Table 5: Absolute Maximum Ratings .....	26
Table 6: DDR3 Input/Output Capacitance .....	27
Table 7: Thermal Characteristics .....	28
Table 8: Timing Parameters Used for $I_{DD}$ Measurements – Clock Units .....	30
Table 9: $I_{DD0}$ Measurement Loop .....	31
Table 10: $I_{DD1}$ Measurement Loop .....	32
Table 11: $I_{DD}$ Measurement Conditions for Power-Down Currents .....	33
Table 12: $I_{DD2N}$ and $I_{DD3N}$ Measurement Loop .....	34
Table 13: $I_{DD2NT}$ Measurement Loop .....	34
Table 14: $I_{DD4R}$ Measurement Loop .....	35
Table 15: $I_{DD4W}$ Measurement Loop .....	36
Table 16: $I_{DD5B}$ Measurement Loop .....	37
Table 17: $I_{DD}$ Measurement Conditions for $I_{DD6}$ , $I_{DD6ET}$ , and $I_{DD8}$ .....	38
Table 18: $I_{DD7}$ Measurement Loop .....	39
Table 19: $I_{DD}$ Maximum Limits – Rev. G .....	41
Table 20: $I_{DD}$ Maximum Limits – Rev. J .....	42
Table 21: DC Electrical Characteristics and Operating Conditions .....	44
Table 22: DC Electrical Characteristics and Input Conditions .....	44
Table 23: Input Switching Conditions .....	45
Table 24: Differential Input Operating Conditions (CK, CK# and DQS, DQS#) .....	46
Table 25: Control and Address Pins .....	48
Table 26: Clock, Data, Strobe, and Mask Pins .....	48
Table 27: Allowed Time Before Ringback ( $t_{DVAC}$ ) for CK - CK# and DQS - DQS# .....	50
Table 28: Single-Ended Input Slew Rate Definition .....	51
Table 29: Differential Input Slew Rate Definition .....	53
Table 30: On-Die Termination DC Electrical Characteristics .....	54
Table 31: $R_{TT}$ Effective Impedances .....	55
Table 32: ODT Sensitivity Definition .....	56
Table 33: ODT Temperature and Voltage Sensitivity .....	56
Table 34: ODT Timing Definitions .....	57
Table 35: Reference Settings for ODT Timing Measurements .....	57
Table 36: 34 Ohm Driver Impedance Characteristics .....	61
Table 37: 34 Ohm Driver Pull-Up and Pull-Down Impedance Calculations .....	62
Table 38: 34 Ohm Driver $I_{OH}/I_{OL}$ Characteristics: $V_{DD} = V_{DDQ} = 1.5V$ .....	62
Table 39: 34 Ohm Driver $I_{OH}/I_{OL}$ Characteristics: $V_{DD} = V_{DDQ} = 1.575V$ .....	62
Table 40: 34 Ohm Driver $I_{OH}/I_{OL}$ Characteristics: $V_{DD} = V_{DDQ} = 1.425V$ .....	63
Table 41: 34 Ohm Output Driver Sensitivity Definition .....	63
Table 42: 34 Ohm Output Driver Voltage and Temperature Sensitivity .....	63
Table 43: 40 Ohm Driver Impedance Characteristics .....	64
Table 44: 40 Ohm Output Driver Sensitivity Definition .....	64
Table 45: 40 Ohm Output Driver Voltage and Temperature Sensitivity .....	65
Table 46: Single-Ended Output Driver Characteristics .....	66
Table 47: Differential Output Driver Characteristics .....	67
Table 48: Single-Ended Output Slew Rate Definition .....	69
Table 49: Differential Output Slew Rate Definition .....	70
Table 50: DDR3-1066 Speed Bins .....	71

Table 51: DDR3-1333 Speed Bins .....	72
Table 52: DDR3-1600 Speed Bins .....	73
Table 53: DDR3-1866 Speed Bins .....	74
Table 54: DDR3-2133 Speed Bins .....	75
Table 55: Electrical Characteristics and AC Operating Conditions .....	76
Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions .....	86
Table 57: Command and Address Setup and Hold Values Referenced – AC/DC-Based .....	96
Table 58: Derating Values for $t_{IS}/t_{IH}$ – AC175/DC100-Based .....	97
Table 59: Derating Values for $t_{IS}/t_{IH}$ – AC150/DC100-Based .....	97
Table 60: Derating Values for $t_{IS}/t_{IH}$ – AC135/DC100-Based .....	98
Table 61: Derating Values for $t_{IS}/t_{IH}$ – AC125/DC100-Based .....	98
Table 62: Minimum Required Time $t_{VAC}$ Above $V_{IH(AC)}$ or Below $V_{IL(AC)}$ for Valid Transition .....	99
Table 63: DDR3 Data Setup and Hold Values at 1V/ns (DQS, DQS# at 2V/ns) – AC/DC-Based .....	104
Table 64: Derating Values for $t_{DS}/t_{DH}$ – AC175/DC100-Based .....	105
Table 65: Derating Values for $t_{DS}/t_{DH}$ – AC150/DC100-Based .....	105
Table 66: Derating Values for $t_{DS}/t_{DH}$ – AC135/DC100-Based at 1V/ns .....	106
Table 67: Derating Values for $t_{DS}/t_{DH}$ – AC135/DC100-Based at 2V/ns .....	107
Table 68: Required Minimum Time $t_{VAC}$ Above $V_{IH(AC)}$ (Below $V_{IL(AC)}$ ) for Valid DQ Transition .....	108
Table 69: Truth Table – Command .....	113
Table 70: Truth Table – CKE .....	115
Table 71: READ Command Summary .....	117
Table 72: WRITE Command Summary .....	117
Table 73: READ Electrical Characteristics, DLL Disable Mode .....	123
Table 74: Write Leveling Matrix .....	127
Table 75: Burst Order .....	136
Table 76: MPR Functional Description of MR3 Bits .....	145
Table 77: MPR Readouts and Burst Order Bit Mapping .....	146
Table 78: Self Refresh Temperature and Auto Self Refresh Description .....	179
Table 79: Self Refresh Mode Summary .....	179
Table 80: Command to Power-Down Entry Parameters .....	180
Table 81: Power-Down Modes .....	181
Table 82: Truth Table – ODT (Nominal) .....	191
Table 83: ODT Parameters .....	191
Table 84: Write Leveling with Dynamic ODT Special Case .....	192
Table 85: Dynamic ODT Specific Parameters .....	193
Table 86: Mode Registers for $R_{TT,nom}$ .....	193
Table 87: Mode Registers for $R_{TT(WR)}$ .....	194
Table 88: Timing Diagrams for Dynamic ODT .....	194
Table 89: Synchronous ODT Parameters .....	199
Table 90: Asynchronous ODT Timing Parameters for All Speed Bins .....	204
Table 91: ODT Parameters for Power-Down (DLL Off) Entry and Exit Transition Period .....	206



## List of Figures


Figure 1: DDR3 Part Numbers .....	2
Figure 2: Simplified State Diagram .....	11
Figure 3: 256 Meg x 4 Functional Block Diagram .....	14
Figure 4: 128 Meg x 8 Functional Block Diagram .....	15
Figure 5: 64 Meg x 16 Functional Block Diagram .....	15
Figure 6: 78-Ball FBGA – x4, x8 (Top View) .....	16
Figure 7: 96-Ball FBGA – x16 (Top View) .....	17
Figure 8: 78-Ball FBGA – x4, x8 (JP) .....	22
Figure 9: 78-Ball FBGA – x4, x8 (DA) .....	23
Figure 10: 96-Ball FBGA – x16 (JT) .....	24
Figure 11: 96-Ball FBGA – x16 (TW) .....	25
Figure 12: Thermal Measurement Point .....	29
Figure 13: Input Signal .....	47
Figure 14: Overshoot .....	48
Figure 15: Undershoot .....	48
Figure 16: $V_{IX}$ for Differential Signals .....	49
Figure 17: Single-Ended Requirements for Differential Signals .....	49
Figure 18: Definition of Differential AC-Swing and ${}^tDVAC$ .....	50
Figure 19: Nominal Slew Rate Definition for Single-Ended Input Signals .....	52
Figure 20: Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK# .....	53
Figure 21: ODT Levels and I-V Characteristics .....	54
Figure 22: ODT Timing Reference Load .....	57
Figure 23: ${}^tAON$ and ${}^tAOF$ Definitions .....	58
Figure 24: ${}^tAONPD$ and ${}^tAOFDPD$ Definitions .....	58
Figure 25: ${}^tADC$ Definition .....	59
Figure 26: Output Driver .....	60
Figure 27: DQ Output Signal .....	67
Figure 28: Differential Output Signal .....	68
Figure 29: Reference Output Load for AC Timing and Output Slew Rate .....	68
Figure 30: Nominal Slew Rate Definition for Single-Ended Output Signals .....	69
Figure 31: Nominal Differential Output Slew Rate Definition for DQS, DQS# .....	70
Figure 32: Nominal Slew Rate and ${}^tVAC$ for ${}^tIS$ (Command and Address – Clock) .....	100
Figure 33: Nominal Slew Rate for ${}^tIH$ (Command and Address – Clock) .....	101
Figure 34: Tangent Line for ${}^tIS$ (Command and Address – Clock) .....	102
Figure 35: Tangent Line for ${}^tIH$ (Command and Address – Clock) .....	103
Figure 36: Nominal Slew Rate and ${}^tVAC$ for ${}^tDS$ (DQ – Strobe) .....	109
Figure 37: Nominal Slew Rate for ${}^tDH$ (DQ – Strobe) .....	110
Figure 38: Tangent Line for ${}^tDS$ (DQ – Strobe) .....	111
Figure 39: Tangent Line for ${}^tDH$ (DQ – Strobe) .....	112
Figure 40: Refresh Mode .....	119
Figure 41: DLL Enable Mode to DLL Disable Mode .....	121
Figure 42: DLL Disable Mode to DLL Enable Mode .....	122
Figure 43: DLL Disable ${}^tDQSCK$ .....	123
Figure 44: Change Frequency During Precharge Power-Down .....	125
Figure 45: Write Leveling Concept .....	126
Figure 46: Write Leveling Sequence .....	129
Figure 47: Write Leveling Exit Procedure .....	130
Figure 48: Initialization Sequence .....	132
Figure 49: MRS to MRS Command Timing ( ${}^tMRD$ ) .....	133
Figure 50: MRS to nonMRS Command Timing ( ${}^tMOD$ ) .....	134

Figure 51: Mode Register 0 (MR0) Definitions .....	135
Figure 52: READ Latency .....	137
Figure 53: Mode Register 1 (MR1) Definition .....	138
Figure 54: READ Latency (AL = 5, CL = 6) .....	141
Figure 55: Mode Register 2 (MR2) Definition .....	142
Figure 56: CAS Write Latency .....	142
Figure 57: Mode Register 3 (MR3) Definition .....	144
Figure 58: Multipurpose Register (MPR) Block Diagram .....	145
Figure 59: MPR System Read Calibration with BL8: Fixed Burst Order Single Readout .....	148
Figure 60: MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout .....	149
Figure 61: MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble .....	150
Figure 62: MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble .....	151
Figure 63: ZQ CALIBRATION Timing (ZQCL and ZQCS) .....	153
Figure 64: Example: Meeting <sup>t</sup> RRD (MIN) and <sup>t</sup> RCD (MIN) .....	154
Figure 65: Example: <sup>t</sup> FAW .....	155
Figure 66: READ Latency .....	156
Figure 67: Consecutive READ Bursts (BL8) .....	158
Figure 68: Consecutive READ Bursts (BC4) .....	158
Figure 69: Nonconsecutive READ Bursts .....	159
Figure 70: READ (BL8) to WRITE (BL8) .....	159
Figure 71: READ (BC4) to WRITE (BC4) OTF .....	160
Figure 72: READ to PRECHARGE (BL8) .....	160
Figure 73: READ to PRECHARGE (BC4) .....	161
Figure 74: READ to PRECHARGE (AL = 5, CL = 6) .....	161
Figure 75: READ with Auto Precharge (AL = 4, CL = 6) .....	161
Figure 76: Data Output Timing – <sup>t</sup> DQSQ and Data Valid Window .....	163
Figure 77: Data Strobe Timing – READs .....	164
Figure 78: Method for Calculating <sup>t</sup> LZ and <sup>t</sup> HZ .....	165
Figure 79: <sup>t</sup> RPRE Timing .....	165
Figure 80: <sup>t</sup> RPST Timing .....	166
Figure 81: <sup>t</sup> WPRE Timing .....	168
Figure 82: <sup>t</sup> WPST Timing .....	168
Figure 83: WRITE Burst .....	169
Figure 84: Consecutive WRITE (BL8) to WRITE (BL8) .....	170
Figure 85: Consecutive WRITE (BC4) to WRITE (BC4) via OTF .....	170
Figure 86: Nonconsecutive WRITE to WRITE .....	171
Figure 87: WRITE (BL8) to READ (BL8) .....	171
Figure 88: WRITE to READ (BC4 Mode Register Setting) .....	172
Figure 89: WRITE (BC4 OTF) to READ (BC4 OTF) .....	173
Figure 90: WRITE (BL8) to PRECHARGE .....	174
Figure 91: WRITE (BC4 Mode Register Setting) to PRECHARGE .....	174
Figure 92: WRITE (BC4 OTF) to PRECHARGE .....	175
Figure 93: Data Input Timing .....	176
Figure 94: Self Refresh Entry/Exit Timing .....	178
Figure 95: Active Power-Down Entry and Exit .....	182
Figure 96: Precharge Power-Down (Fast-Exit Mode) Entry and Exit .....	182
Figure 97: Precharge Power-Down (Slow-Exit Mode) Entry and Exit .....	183
Figure 98: Power-Down Entry After READ or READ with Auto Precharge (RDAP) .....	183
Figure 99: Power-Down Entry After WRITE .....	184
Figure 100: Power-Down Entry After WRITE with Auto Precharge (WRAP) .....	184
Figure 101: REFRESH to Power-Down Entry .....	185
Figure 102: ACTIVATE to Power-Down Entry .....	185

Figure 103: PRECHARGE to Power-Down Entry .....	186
Figure 104: MRS Command to Power-Down Entry .....	186
Figure 105: Power-Down Exit to Refresh to Power-Down Entry .....	187
Figure 106: RESET Sequence .....	189
Figure 107: On-Die Termination .....	190
Figure 108: Dynamic ODT: ODT Asserted Before and After the WRITE, BC4 .....	195
Figure 109: Dynamic ODT: Without WRITE Command .....	195
Figure 110: Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8 .....	196
Figure 111: Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4 .....	197
Figure 112: Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4 .....	197
Figure 113: Synchronous ODT .....	199
Figure 114: Synchronous ODT (BC4) .....	200
Figure 115: ODT During READs .....	202
Figure 116: Asynchronous ODT Timing with Fast ODT Transition .....	204
Figure 117: Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off) Entry .....	206
Figure 118: Asynchronous to Synchronous Transition During Precharge Power-Down (DLL Off) Exit .....	208
Figure 119: Transition Period for Short CKE LOW Cycles with Entry and Exit Period Overlapping .....	210
Figure 120: Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping .....	210

## State Diagram

Figure 2: Simplified State Diagram



ACT = ACTIVATE  
MPR = Multipurpose register  
MRS = Mode register set  
PDE = Power-down entry  
PDX = Power-down exit  
PRE = PRECHARGE

PREA = PRECHARGE ALL  
READ = RD, RDS4, RDS8  
READ AP = RDAP, RDAPS4, RDAPS8  
REF = REFRESH  
RESET = START RESET PROCEDURE  
SRE = Self refresh entry

SRX = Self refresh exit  
WRITE = WR, WRS4, WRS8  
WRITE AP = WRAP, WRAPS4, WRAPS8  
ZQCL = ZQ LONG CALIBRATION  
ZQCS = ZQ SHORT CALIBRATION

## Functional Description

DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an  $8n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single  $8n$ -bit-wide, four-clock-cycle data transfer at the internal DRAM core and eight corresponding  $n$ -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data for WRITES. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the data strobes.

The DDR3 SDRAM operates from a differential clock (CK and CK#). The crossing of CK going HIGH and CK# going LOW is referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

Read and write accesses to the DDR3 SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE commands are used to select the bank and the starting column location for the burst access.

The device uses a READ and WRITE BL8 and BC4. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard DDR SDRAM, the pipelined, multibank architecture of DDR3 SDRAM allows for concurrent operation, thereby providing high bandwidth by hiding row precharge and activation time.

A self refresh mode is provided, along with a power-saving, power-down mode.

## Industrial Temperature

The industrial temperature (IT) device requires that the case temperature not exceed  $-40^{\circ}\text{C}$  or  $95^{\circ}\text{C}$ . JEDEC specifications require the refresh rate to double when  $T_C$  exceeds  $85^{\circ}\text{C}$ ; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when  $T_C$  is  $< 0^{\circ}\text{C}$  or  $> 95^{\circ}\text{C}$ .

## General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation).
- Throughout this data sheet, various figures and text refer to DQs as “DQ.” DQ is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms “DQS” and “CK” found throughout this data sheet are to be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise.




- Complete functionality may be described throughout the document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
  - Any specific requirement takes precedence over a general statement.
  - Any functionality not specifically stated is considered undefined, illegal, and not supported, and can result in unknown operation.
  - Row addressing is denoted as  $A[n:0]$ . *For example*, 1Gb:  $n = 12$  (x16); 1Gb:  $n = 13$  (x4, x8); 2Gb:  $n = 13$  (x16) and 2Gb:  $n = 14$  (x4, x8); 4Gb:  $n = 14$  (x16); and 4Gb:  $n = 15$  (x4, x8).
  - Dynamic ODT has a special use case: when DDR3 devices are architected for use in a single rank memory array, the ODT ball can be wired HIGH rather than routed. Refer to the Dynamic ODT Special Use Case section.
  - A x16 device's DQ bus is comprised of two bytes. If only one of the bytes needs to be used, use the lower byte for data transfers and terminate the upper byte as noted:
    - Connect UDQS to ground via  $1k\Omega^*$  resistor.
    - Connect UDQS# to  $V_{DD}$  via  $1k\Omega^*$  resistor.
    - Connect UDM to  $V_{DD}$  via  $1k\Omega^*$  resistor.
    - Connect DQ[15:8] individually to either  $V_{SS}$ ,  $V_{DD}$ , or  $V_{REF}$  via  $1k\Omega$  resistors, \* or float DQ[15:8].
- \*If ODT is used,  $1k\Omega$  resistor should be changed to 4x that of the selected ODT.


## Functional Block Diagrams

DDR3 SDRAM is a high-speed, CMOS dynamic random access memory. It is internally configured as an 8-bank DRAM.


**Figure 3: 256 Meg x 4 Functional Block Diagram**



**Figure 4: 128 Meg x 8 Functional Block Diagram**



**Figure 5: 64 Meg x 16 Functional Block Diagram**




## Ball Assignments and Descriptions

Figure 6: 78-Ball FBGA – x4, x8 (Top View)

	1	2	3	4	5	6	7	8	9
A	V <sub>SS</sub>	V <sub>DD</sub>	NC				NF, NF/TDQS#	V <sub>SS</sub>	V <sub>DD</sub>
B	V <sub>SS</sub>	V <sub>SSQ</sub>	DQ0				DM, DM/TDQS	V <sub>SSQ</sub>	V <sub>DDQ</sub>
C	V <sub>DDQ</sub>	DQ2	DQ5				DQ1	DQ3	V <sub>SSQ</sub>
D	V <sub>SSQ</sub>	NF, DQ6	DQS#				V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SSQ</sub>
E	V <sub>REFDQ</sub>	V <sub>DDQ</sub>	NF, DQ4				NF, DQ7	NF, DQ5	V <sub>DDQ</sub>
F	NC	V <sub>SS</sub>	RAS#				CK	V <sub>SS</sub>	NC
G	ODT	V <sub>DD</sub>	CAS#				CK#	V <sub>DD</sub>	CKE
H	NC	CS#	WE#				A10/AP	ZQ	NC
J	V <sub>SS</sub>	BA0	BA2				NC	V <sub>REFCA</sub>	V <sub>SS</sub>
K	V <sub>DD</sub>	A3	A0				A12/BC#	BA1	V <sub>DD</sub>
L	V <sub>SS</sub>	A5	A2				A1	A4	V <sub>SS</sub>
M	V <sub>DD</sub>	A7	A9				A11	A6	V <sub>DD</sub>
N	V <sub>SS</sub>	RESET#	A13				NC	A8	V <sub>SS</sub>

- Notes:
- Ball descriptions listed in Table 3 (page 18) are listed as “x4, x8” if unique; otherwise, x4 and x8 are the same.
  - A comma separates the configuration; a slash defines a selectable function.  
Example D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 3).

**Figure 7: 96-Ball FBGA – x16 (Top View)**



- Notes:
- Ball descriptions listed in Table 4 (page 20) are listed as “x4, x8” if unique; otherwise, x4 and x8 are the same.
  - A comma separates the configuration; a slash defines a selectable function.  
Example D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 4).



**Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions**

Symbol	Type	Description
A13, A12/BC#, A10/AP, A [9:0]	Input	<b>Address inputs:</b> Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to $V_{REFCA}$ . A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4). See Table 69 (page 113).
BA[2:0]	Input	<b>Bank address inputs:</b> BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to $V_{REFCA}$ .
CK, CK#	Input	<b>Clock:</b> CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	<b>Clock enable:</b> CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to $V_{REFCA}$ .
CS#	Input	<b>Chip select:</b> CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to $V_{REFCA}$ .
DM	Input	<b>Input data mask:</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a write access. Although the DM ball is input-only, the DM loading is designed to match that of the DQ and DQS balls. DM is referenced to $V_{REFDQ}$ . DM has an optional use as TDQS on the x8.
ODT	Input	<b>On-die termination:</b> ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[7:0], DQS, DQS#, and DM for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to $V_{REFCA}$ .
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to $V_{REFCA}$ .
RESET#	Input	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to $V_{SS}$ . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$ . RESET# assertion and desertion are asynchronous.
DQ[0:3]	I/O	<b>Data input/output:</b> Bidirectional data bus for the x4 configuration. DQ[3:0] are referenced to $V_{REFDQ}$ .

**Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions (Continued)**

Symbol	Type	Description
DQ[0:7]	I/O	<b>Data input/output:</b> Bidirectional data bus for the x8 configuration. DQ[7:0] are referenced to $V_{REFDQ}$ .
DQS, DQS#	I/O	<b>Data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
TDQS, TDQS#	Output	<b>Termination data strobe:</b> Applies to the x8 configuration only. When TDQS is enabled, DM is disabled, and the TDQS and TDQS# balls provide termination resistance.
$V_{DD}$	Supply	<b>Power supply:</b> 1.5V $\pm$ 0.075V.
$V_{DDQ}$	Supply	<b>DQ power supply:</b> 1.5V $\pm$ 0.075V. Isolated on the device for improved noise immunity.
$V_{REFCA}$	Supply	<b>Reference voltage for control, command, and address:</b> $V_{REFCA}$ must be maintained at all times (including self refresh) for proper device operation.
$V_{REFDQ}$	Supply	<b>Reference voltage for data:</b> $V_{REFDQ}$ must be maintained at all times (excluding self refresh) for proper device operation.
$V_{SS}$	Supply	Ground.
$V_{SSQ}$	Supply	<b>DQ ground:</b> Isolated on the device for improved noise immunity.
ZQ	Reference	<b>External reference ball for output drive calibration:</b> This ball is tied to an external 240 $\Omega$ resistor (RZQ), which is tied to $V_{SSQ}$ .
NC	–	<b>No connect:</b> These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).
NF	–	<b>No function:</b> When configured as a x4 device, these balls are NF. When configured as a x8 device, these balls are defined as TDQS#, DQ[7:4].

**Table 4: 96-Ball FBGA – x16 Ball Descriptions**


Symbol	Type	Description
A12/BC#, A10/AP, A[9:0]	Input	<b>Address inputs:</b> Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to $V_{REFCA}$ . A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4). See Table 69 (page 113).
BA[2:0]	Input	<b>Bank address inputs:</b> BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to $V_{REFCA}$ .
CK, CK#	Input	<b>Clock:</b> CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	<b>Clock enable:</b> CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to $V_{REFCA}$ .
CS#	Input	<b>Chip select:</b> CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to $V_{REFCA}$ .
LDM	Input	<b>Input data mask:</b> LDM is a lower-byte, input mask signal for write data. Lower-byte input data is masked when LDM is sampled HIGH along with the input data during a write access. Although the LDM ball is input-only, the LDM loading is designed to match that of the DQ and DQS balls. LDM is referenced to $V_{REFDQ}$ .
ODT	Input	<b>On-die termination:</b> ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[15:0], LDQS, LDQS#, UDQS, UDQS#, LDM, and UDM for the x16; DQ0[7:0], DQS, DQS#, DM/TDQS, and NF/TDQS# (when TDQS is enabled) for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to $V_{REFCA}$ .
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to $V_{REFCA}$ .
RESET#	Input	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to $V_{SS}$ . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$ . RESET# assertion and desertion are asynchronous.

**Table 4: 96-Ball FBGA – x16 Ball Descriptions (Continued)**

Symbol	Type	Description
UDM	Input	<b>Input data mask:</b> UDM is an upper-byte, input mask signal for write data. Upper-byte input data is masked when UDM is sampled HIGH along with that input data during a WRITE access. Although the UDM ball is input-only, the UDM loading is designed to match that of the DQ and DQS balls. UDM is referenced to $V_{REFDQ}$ .
DQ[0:7]	I/O	<b>Data input/output:</b> Lower byte of bidirectional data bus for the x16 configuration. DQ[7:0] are referenced to $V_{REFDQ}$ .
DQ[8:15]	I/O	<b>Data input/output:</b> Upper byte of bidirectional data bus for the x16 configuration. DQ[15:8] are referenced to $V_{REFDQ}$ .
LDQS, LDQS#	I/O	<b>Lower byte data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
UDQS, UDQS#	I/O	<b>Upper byte data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. DQS is center-aligned to write data.
$V_{DD}$	Supply	<b>Power supply:</b> 1.5V $\pm$ 0.075V.
$V_{DDQ}$	Supply	<b>DQ power supply:</b> 1.5V $\pm$ 0.075V. Isolated on the device for improved noise immunity.
$V_{REFCA}$	Supply	<b>Reference voltage for control, command, and address:</b> $V_{REFCA}$ must be maintained at all times (including self refresh) for proper device operation.
$V_{REFDQ}$	Supply	<b>Reference voltage for data:</b> $V_{REFDQ}$ must be maintained at all times (excluding self refresh) for proper device operation.
$V_{SS}$	Supply	Ground.
$V_{SSQ}$	Supply	<b>DQ ground:</b> Isolated on the device for improved noise immunity.
ZQ	Reference	<b>External reference ball for output drive calibration:</b> This ball is tied to an external 240 $\Omega$ resistor (RZQ), which is tied to $V_{SSQ}$ .
NC	–	<b>No connect:</b> These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).

## Package Dimensions


**Figure 8: 78-Ball FBGA – x4, x8 (JP)**



- Notes: 1. All dimensions are in millimeters.  
2. Material composition: Pb-free SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).




**Figure 9: 78-Ball FBGA – x4, x8 (DA)**




- Notes: 1. All dimensions are in millimeters.  
2. Material composition: Pb-free SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).

**Figure 10: 96-Ball FBGA – x16 (JT)**



- Notes: 1. All dimensions are in millimeters.  
2. Material composition: Pb-free SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).

Figure 11: 96-Ball FBGA – x16 (TW)



- Notes:
1. All dimensions are in millimeters.
  2. Material composition: Pb-free SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).