



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

DDR3L SDRAM

MT41K512M4 – 64 Meg x 4 x 8 banks

MT41K256M8 – 32 Meg x 8 x 8 banks

MT41K128M16 – 16 Meg x 16 x 8 banks

Description

The 1.35V DDR3L SDRAM device is a low-voltage version of the 1.5V DDR3 SDRAM device. Refer to the DDR3 (1.5V) SDRAM data sheet specifications when running in 1.5V compatible mode.

Features

- $V_{DD} = V_{DDQ} = 1.35V$ (1.283–1.45V)
- Backward-compatible to $V_{DD} = V_{DDQ} = 1.5V \pm 0.075V$
- Differential bidirectional data strobe
- 8n-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- 8 internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS (READ) latency (CL)
- Programmable posted CAS additive latency (AL)
- Programmable CAS (WRITE) latency (CWL)
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- Self refresh mode
- T_C of 95°C
 - 64ms, 8192-cycle refresh up to 85°C
 - 32ms, 8192-cycle refresh at >85°C to 95°C
- Self refresh temperature (SRT)

- Automatic self refresh (ASR)
- Write leveling
- Multipurpose register
- Output driver calibration

Options	Marking
• Configuration <ul style="list-style-type: none"> – 512 Meg x 4 – 256 Meg x 8 – 128 Meg x 16 	512M4 256M8 128M16
• FBGA package (Pb-free) – x4, x8 <ul style="list-style-type: none"> – 78-ball (8mm x 10.5mm x 1.2mm) Rev. K 	DA
• FBGA package (Pb-free) – x16 <ul style="list-style-type: none"> – 96-ball (8mm x 14mm x 1.2mm) Rev. K 	JT
• Timing – cycle time <ul style="list-style-type: none"> – 1.07ns @ CL = 13 (DDR3-1866) – 1.25ns @ CL = 11 (DDR3-1600) – 1.5ns @ CL = 9 (DDR3-1333) – 1.875ns @ CL = 7 (DDR3-1066) 	-107 -125 -15E -187E
• Operating temperature <ul style="list-style-type: none"> – Commercial ($0^{\circ}\text{C} \leq T_C \leq +95^{\circ}\text{C}$) – Industrial ($-40^{\circ}\text{C} \leq T_C \leq +95^{\circ}\text{C}$) 	None IT
• Revision	:K

Table 1: Key Timing Parameters

Speed Grade	Data Rate (MT/s)	Target t _{RCD} -t _{RP} -CL	t _{RCD} (ns)	t _{RP} (ns)	CL (ns)
-107 ^{1, 2, 3}	1866	13-13-13	13.91	13.91	13.91
-125 ^{1, 2}	1600	11-11-11	13.75	13.75	13.75
-15E ¹	1333	9-9-9	13.5	13.5	13.5
-187E	1066	7-7-7	13.1	13.1	13.1


- Notes:
1. Backward compatible to 1066, CL = 7 (-187E).
 2. Backward compatible to 1333, CL = 9 (-15E).
 3. Backward compatible to 1600, CL = 11 (-125).

Table 2: Addressing

Parameter	512 Meg x 4	256 Meg x 8	128 Meg x 16
Configuration	64 Meg x 4 x 8 banks	32 Meg x 8 x 8 banks	16 Meg x 16 x 8 banks
Refresh count	8K	8K	8K
Row address	32K A[14:0]	32K A[14:0]	16K A[13:0]
Bank address	8 BA[2:0]	8 BA[2:0]	8 BA[2:0]
Column address	2K A[11, 9:0]	1K A[9:0]	1K A[9:0]

Figure 1: DDR3L Part Numbers

Example Part Number: MT41K256M8DA-107:K



Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on <http://www.micron.com> for available offerings.

FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. For a quick conversion of an FBGA code, see the FBGA Part Marking Decoder on Micron's Web site: <http://www.micron.com>.

Contents

State Diagram	12
Functional Description	13
Industrial Temperature	13
General Notes	13
Functional Block Diagrams	15
Ball Assignments and Descriptions	17
Package Dimensions	23
Electrical Specifications	25
Thermal Characteristics	37
Electrical Specifications – I_{DD} Specifications and Conditions	39
Electrical Characteristics – I_{DD} Specifications	50
Electrical Specifications – DC and AC	51
DC Operating Conditions	51
Input Operating Conditions	52
DDR3L 1.35V AC Overshoot/U undershoot Specification	56
DDR3L 1.35V Slew Rate Definitions for Single-Ended Input Signals	59
DDR3L 1.35V Slew Rate Definitions for Differential Input Signals	61
ODT Characteristics	62
1.35V ODT Resistors	63
ODT Sensitivity	64
ODT Timing Definitions	64
Output Driver Impedance	68
34 Ohm Output Driver Impedance	69
DDR3L 34 Ohm Driver	70
DDR3L 34 Ohm Output Driver Sensitivity	71
DDR3L Alternative 40 Ohm Driver	72
DDR3L 40 Ohm Output Driver Sensitivity	72
Output Characteristics and Operating Conditions	74
Reference Output Load	77
Slew Rate Definitions for Single-Ended Output Signals	77
Slew Rate Definitions for Differential Output Signals	79
Speed Bin Tables	80
Electrical Characteristics and AC Operating Conditions	84
Command and Address Setup, Hold, and Derating	102
Data Setup, Hold, and Derating	109
Commands – Truth Tables	117
Commands	120
DESELECT	120
NO OPERATION	120
ZQ CALIBRATION LONG	120
ZQ CALIBRATION SHORT	120
ACTIVATE	120
READ	120
WRITE	121
PRECHARGE	122
REFRESH	122
SELF REFRESH	123
DLL Disable Mode	124
Input Clock Frequency Change	128
Write Leveling	130

Write Leveling Procedure	132
Write Leveling Mode Exit Procedure	134
Initialization	135
Voltage Initialization / Change	137
V _{DD} Voltage Switching	138
Mode Registers	139
Mode Register 0 (MR0)	140
Burst Length	140
Burst Type	141
DLL RESET	142
Write Recovery	142
Precharge Power-Down (Precharge PD)	143
CAS Latency (CL)	143
Mode Register 1 (MR1)	144
DLL ENABLE/DISABLE	144
Output Drive Strength	145
OUTPUT ENABLE/DISABLE	145
TDQS ENABLE	145
On-Die Termination (ODT)	146
WRITE LEVELING	146
Posted CAS Additive Latency (AL)	146
Mode Register 2 (MR2)	148
CAS WRITE Latency (CWL)	148
AUTO SELF REFRESH (ASR)	149
SELF REFRESH TEMPERATURE (SRT)	149
SRT versus ASR	150
Dynamic On-Die Termination (ODT)	150
Mode Register 3 (MR3)	151
MULTIPURPOSE REGISTER (MPR)	151
MPR Functional Description	152
MPR Address Definitions and Bursting Order	153
MPR Read Predefined Pattern	158
MODE REGISTER SET (MRS) Command	158
ZQ CALIBRATION Operation	159
ACTIVATE Operation	160
READ Operation	162
WRITE Operation	173
DQ Input Timing	181
PRECHARGE Operation	183
SELF REFRESH Operation	183
Extended Temperature Usage	185
Power-Down Mode	186
RESET Operation	194
On-Die Termination (ODT)	196
Functional Representation of ODT	196
Nominal ODT	196
Dynamic ODT	198
Dynamic ODT Special Use Case	198
Functional Description	198
Synchronous ODT Mode	204
ODT Latency and Posted ODT	204
Timing Parameters	204



2Gb: x4, x8, x16 DDR3L SDRAM Description

ODT Off During READs	207
Asynchronous ODT Mode	209
Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry)	211
Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)	213
Asynchronous to Synchronous ODT Mode Transition (Short CKE Pulse)	215

List of Figures

Figure 1: DDR3L Part Numbers	2
Figure 2: Simplified State Diagram	12
Figure 3: 512 Meg x 4 Functional Block Diagram	15
Figure 4: 256 Meg x 8 Functional Block Diagram	16
Figure 5: 128 Meg x 16 Functional Block Diagram	16
Figure 6: 78-Ball FBGA – x4, x8 Ball Assignments (Top View)	17
Figure 7: 96-Ball FBGA – x16 Ball Assignments (Top View)	18
Figure 8: 78-Ball FBGA – x4, x8 (DA)	23
Figure 9: 96-Ball FBGA – x16 (JT)	24
Figure 10: Thermal Measurement Point	38
Figure 11: DDR3L 1.35V Input Signal	55
Figure 12: Overshoot	56
Figure 13: Undershoot	56
Figure 14: V_{IX} for Differential Signals	57
Figure 15: Single-Ended Requirements for Differential Signals	57
Figure 16: Definition of Differential AC-Swing and t_{DVAC}	58
Figure 17: Nominal Slew Rate Definition for Single-Ended Input Signals	60
Figure 18: DDR3L 1.35V Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#	61
Figure 19: ODT Levels and I-V Characteristics	62
Figure 20: ODT Timing Reference Load	65
Figure 21: t_{AON} and t_{AOF} Definitions	66
Figure 22: t_{AONPD} and t_{AOFPD} Definitions	66
Figure 23: t_{ADC} Definition	67
Figure 24: Output Driver	68
Figure 25: DQ Output Signal	75
Figure 26: Differential Output Signal	76
Figure 27: Reference Output Load for AC Timing and Output Slew Rate	77
Figure 28: Nominal Slew Rate Definition for Single-Ended Output Signals	78
Figure 29: Nominal Differential Output Slew Rate Definition for DQS, DQS#	79
Figure 30: Nominal Slew Rate and t_{VAC} for t_{IS} (Command and Address – Clock)	105
Figure 31: Nominal Slew Rate for t_{IH} (Command and Address – Clock)	106
Figure 32: Tangent Line for t_{IS} (Command and Address – Clock)	107
Figure 33: Tangent Line for t_{IH} (Command and Address – Clock)	108
Figure 34: Nominal Slew Rate and t_{VAC} for t_{DS} (DQ – Strobe)	113
Figure 35: Nominal Slew Rate for t_{DH} (DQ – Strobe)	114
Figure 36: Tangent Line for t_{DS} (DQ – Strobe)	115
Figure 37: Tangent Line for t_{DH} (DQ – Strobe)	116
Figure 38: Refresh Mode	123
Figure 39: DLL Enable Mode to DLL Disable Mode	125
Figure 40: DLL Disable Mode to DLL Enable Mode	126
Figure 41: DLL Disable t_{DQSCK}	127
Figure 42: Change Frequency During Precharge Power-Down	129
Figure 43: Write Leveling Concept	130
Figure 44: Write Leveling Sequence	133
Figure 45: Write Leveling Exit Procedure	134
Figure 46: Initialization Sequence	136
Figure 47: V_{DD} Voltage Switching	138
Figure 48: MRS to MRS Command Timing (t_{MRD})	139
Figure 49: MRS to nonMRS Command Timing (t_{MOD})	140
Figure 50: Mode Register 0 (MR0) Definitions	141

Figure 51: READ Latency	143
Figure 52: Mode Register 1 (MR1) Definition	144
Figure 53: READ Latency (AL = 5, CL = 6)	147
Figure 54: Mode Register 2 (MR2) Definition	148
Figure 55: CAS WRITE Latency	149
Figure 56: Mode Register 3 (MR3) Definition	151
Figure 57: MPR Block Diagram	152
Figure 58: MPR System Read Calibration with BL8: Fixed Burst Order Single Readout	154
Figure 59: MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout	155
Figure 60: MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble	156
Figure 61: MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble	157
Figure 62: ZQ CALIBRATION Timing (ZQCL and ZQCS)	159
Figure 63: Example: Meeting t_{RRD} (MIN) and t_{RCD} (MIN)	160
Figure 64: Example: t_{FAW}	161
Figure 65: READ Latency	162
Figure 66: Consecutive READ Bursts (BL8)	164
Figure 67: Consecutive READ Bursts (BC4)	164
Figure 68: Nonconsecutive READ Bursts	165
Figure 69: READ (BL8) to WRITE (BL8)	165
Figure 70: READ (BC4) to WRITE (BC4) OTF	166
Figure 71: READ to PRECHARGE (BL8)	166
Figure 72: READ to PRECHARGE (BC4)	167
Figure 73: READ to PRECHARGE (AL = 5, CL = 6)	167
Figure 74: READ with Auto Precharge (AL = 4, CL = 6)	167
Figure 75: Data Output Timing – t_{DQSQ} and Data Valid Window	169
Figure 76: Data Strobe Timing – READs	170
Figure 77: Method for Calculating t_{LZ} and t_{HZ}	171
Figure 78: t_{RPRE} Timing	171
Figure 79: t_{RPST} Timing	172
Figure 80: t_{WPRE} Timing	174
Figure 81: t_{WPST} Timing	174
Figure 82: WRITE Burst	175
Figure 83: Consecutive WRITE (BL8) to WRITE (BL8)	176
Figure 84: Consecutive WRITE (BC4) to WRITE (BC4) via OTF	176
Figure 85: Nonconsecutive WRITE to WRITE	177
Figure 86: WRITE (BL8) to READ (BL8)	177
Figure 87: WRITE to READ (BC4 Mode Register Setting)	178
Figure 88: WRITE (BC4 OTF) to READ (BC4 OTF)	179
Figure 89: WRITE (BL8) to PRECHARGE	180
Figure 90: WRITE (BC4 Mode Register Setting) to PRECHARGE	180
Figure 91: WRITE (BC4 OTF) to PRECHARGE	181
Figure 92: Data Input Timing	182
Figure 93: Self Refresh Entry/Exit Timing	184
Figure 94: Active Power-Down Entry and Exit	188
Figure 95: Precharge Power-Down (Fast-Exit Mode) Entry and Exit	188
Figure 96: Precharge Power-Down (Slow-Exit Mode) Entry and Exit	189
Figure 97: Power-Down Entry After READ or READ with Auto Precharge (RDAP)	189
Figure 98: Power-Down Entry After WRITE	190
Figure 99: Power-Down Entry After WRITE with Auto Precharge (WRAP)	190
Figure 100: REFRESH to Power-Down Entry	191
Figure 101: ACTIVATE to Power-Down Entry	191
Figure 102: PRECHARGE to Power-Down Entry	192

Figure 103: MRS Command to Power-Down Entry	192
Figure 104: Power-Down Exit to Refresh to Power-Down Entry	193
Figure 105: RESET Sequence	195
Figure 106: On-Die Termination	196
Figure 107: Dynamic ODT: ODT Asserted Before and After the WRITE, BC4	201
Figure 108: Dynamic ODT: Without WRITE Command	201
Figure 109: Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8	202
Figure 110: Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4	203
Figure 111: Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4	203
Figure 112: Synchronous ODT	205
Figure 113: Synchronous ODT (BC4)	206
Figure 114: ODT During READs	208
Figure 115: Asynchronous ODT Timing with Fast ODT Transition	210
Figure 116: Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off) Entry	212
Figure 117: Asynchronous to Synchronous Transition During Precharge Power-Down (DLL Off) Exit	214
Figure 118: Transition Period for Short CKE LOW Cycles with Entry and Exit Period Overlapping	216
Figure 119: Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping	216

List of Tables


Table 1: Key Timing Parameters	1
Table 2: Addressing	2
Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions	19
Table 4: 96-Ball FBGA – x16 Ball Descriptions	21
Table 5: Input/Output Capacitance	25
Table 6: DC Electrical Characteristics and Operating Conditions – 1.35V Operation	25
Table 7: DC Electrical Characteristics and Operating Conditions – 1.5V Operation	25
Table 8: Input Switching Conditions – Command and Address	26
Table 9: Input Switching Conditions – DQ and DM	26
Table 10: Differential Input Operating Conditions (CK, CK# and DQS, DQS#)	27
Table 11: Minimum Required Time t_{DVAC} for CK/CK#, DQS/DQS# Differential for AC Ringback	27
Table 12: R_{TT} Effective Impedance	28
Table 13: Reference Settings for ODT Timing Measurements	29
Table 14: 34Ω Driver Impedance Characteristics	29
Table 15: 40Ω Driver Impedance Characteristics	29
Table 16: Single-Ended Output Driver Characteristics	30
Table 17: Differential Output Driver Characteristics	30
Table 18: Electrical Characteristics and AC Operating Conditions	30
Table 19: Derating Values for Ψ_S/Ψ_H – AC160/DC90-Based	31
Table 20: Derating Values for Ψ_S/Ψ_H – AC135/DC90-Based	32
Table 21: Derating Values for Ψ_S/Ψ_H – AC125/DC90-Based	32
Table 22: Minimum Required Time t_{VAC} Above $V_{IH(AC)}$ (Below $V_{IL(AC)}$) for Valid ADD/CMD Transition	33
Table 23: Derating Values for Ψ_{DS}/Ψ_{DH} – AC160/DC90-Based	33
Table 24: Derating Values for Ψ_{DS}/Ψ_{DH} – AC135/DC90-Based	34
Table 25: Derating Values for Ψ_{DS}/Ψ_{DH} – AC130/DC100-Based at 2V/ns	35
Table 26: Minimum Required Time t_{VAC} Above $V_{IH(AC)}$ (Below $V_{IL(AC)}$) for Valid DQ Transition	36
Table 27: Thermal Characteristics	37
Table 28: Thermal Impedance	38
Table 29: DDR3L Timing Parameters Used for I_{DD} Measurements – Clock Units	39
Table 30: DDR3L I_{DD0} Measurement Loop	40
Table 31: DDR3L I_{DD1} Measurement Loop	41
Table 32: DDR3L I_{DD} Measurement Conditions for Power-Down Currents	42
Table 33: DDR3L I_{DD2N} and I_{DD3N} Measurement Loop	43
Table 34: DDR3L I_{DD2NT} Measurement Loop	43
Table 35: DDR3L I_{DD4R} Measurement Loop	44
Table 36: DDR3L I_{DD4W} Measurement Loop	45
Table 37: DDR3L I_{DD5B} Measurement Loop	46
Table 38: DDR3L I_{DD} Measurement Conditions for I_{DD6} , I_{DD6ET} , and I_{DD8}	47
Table 39: DDR3L I_{DD7} Measurement Loop	48
Table 40: I_{DD} Maximum Limits – Die Rev. K	50
Table 41: DDR3L 1.35V DC Electrical Characteristics and Operating Conditions	51
Table 42: DDR3L 1.35V DC Electrical Characteristics and Input Conditions	52
Table 43: DDR3L 1.35V Input Switching Conditions - Command and Address	53
Table 44: DDR3L 1.35V Differential Input Operating Conditions (CK, CK# and DQS, DQS#)	54
Table 45: DDR3L Control and Address Pins	56
Table 46: DDR3L 1.35V Clock, Data, Strobe, and Mask Pins	56
Table 47: DDR3L 1.35V - Minimum Required Time t_{DVAC} for CK/CK#, DQS/DQS# Differential for AC Ringback	58
Table 48: Single-Ended Input Slew Rate Definition	59
Table 49: DDR3L 1.35V Differential Input Slew Rate Definition	61
Table 50: On-Die Termination DC Electrical Characteristics	62

Table 51: 1.35V R _{TT} Effective Impedance	63
Table 52: ODT Sensitivity Definition	64
Table 53: ODT Temperature and Voltage Sensitivity	64
Table 54: ODT Timing Definitions	65
Table 55: DDR3L(1.35V) Reference Settings for ODT Timing Measurements	65
Table 56: DDR3L 34 Ohm Driver Impedance Characteristics	69
Table 57: DDR3L 34 Ohm Driver Pull-Up and Pull-Down Impedance Calculations	70
Table 58: DDR3L 34 Ohm Driver I _{OH} /I _{OL} Characteristics: V _{DD} = V _{DDQ} = DDR3L@1.35V	70
Table 59: DDR3L 34 Ohm Driver I _{OH} /I _{OL} Characteristics: V _{DD} = V _{DDQ} = DDR3L@1.45V	70
Table 60: DDR3L 34 Ohm Driver I _{OH} /I _{OL} Characteristics: V _{DD} = V _{DDQ} = DDR3L@1.283	71
Table 61: DDR3L 34 Ohm Output Driver Sensitivity Definition	71
Table 62: DDR3L 34 Ohm Output Driver Voltage and Temperature Sensitivity	71
Table 63: DDR3L 40 Ohm Driver Impedance Characteristics	72
Table 64: DDR3L 40 Ohm Output Driver Sensitivity Definition	72
Table 65: 40 Ohm Output Driver Voltage and Temperature Sensitivity	73
Table 66: DDR3L Single-Ended Output Driver Characteristics	74
Table 67: DDR3L Differential Output Driver Characteristics	75
Table 68: DDR3L Differential Output Driver Characteristics V _{OX(AC)}	76
Table 69: Single-Ended Output Slew Rate Definition	77
Table 70: Differential Output Slew Rate Definition	79
Table 71: DDR3L-1066 Speed Bins	80
Table 72: DDR3L-1333 Speed Bins	81
Table 73: DDR3L-1600 Speed Bins	82
Table 74: DDR3L-1866 Speed Bins	83
Table 75: Electrical Characteristics and AC Operating Conditions	84
Table 76: Electrical Characteristics and AC Operating Conditions for Speed Extensions	94
Table 77: DDR3L Command and Address Setup and Hold Values 1 V/ns Referenced – AC/DC-Based	103
Table 78: DDR3L-800/1066/1333/1600 Derating Values t _{IS} /t <subih< sub=""> – AC160/DC90-Based</subih<>	103
Table 79: DDR3L-800/1066/1333/1600 Derating Values for t _{IS} /t <subih< sub=""> – AC135/DC90-Based</subih<>	103
Table 80: DDR3L-1866 Derating Values for t _{IS} /t <subih< sub=""> – AC125/DC90-Based</subih<>	104
Table 81: DDR3L Minimum Required Time t _{VAC} Above V _{IH(AC)} (Below V _{IL(AC)}) for Valid ADD/CMD Transition ..	104
Table 82: DDR3L Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) – AC/DC-Based	110
Table 83: DDR3L Derating Values for t _{DS} /t _{DH} – AC160/DC90-Based	110
Table 84: DDR3L Derating Values for t _{DS} /t _{DH} – AC135/DC100-Based	110
Table 85: DDR3L Derating Values for t _{DS} /t _{DH} – AC130/DC100-Based at 2V/ns	111
Table 86: DDR3L Minimum Required Time t _{VAC} Above V _{IH(AC)} (Below V _{IL(AC)}) for Valid DQ Transition ..	112
Table 87: Truth Table – Command	117
Table 88: Truth Table – CKE	119
Table 89: READ Command Summary	121
Table 90: WRITE Command Summary	121
Table 91: READ Electrical Characteristics, DLL Disable Mode	127
Table 92: Write Leveling Matrix	131
Table 93: Burst Order	142
Table 94: MPR Functional Description of MR3 Bits	152
Table 95: MPR Readouts and Burst Order Bit Mapping	153
Table 96: Self Refresh Temperature and Auto Self Refresh Description	185
Table 97: Self Refresh Mode Summary	185
Table 98: Command to Power-Down Entry Parameters	186
Table 99: Power-Down Modes	187
Table 100: Truth Table – ODT (Nominal)	197
Table 101: ODT Parameters	197
Table 102: Write Leveling with Dynamic ODT Special Case	198

Table 103: Dynamic ODT Specific Parameters	199
Table 104: Mode Registers for $R_{TT,nom}$	199
Table 105: Mode Registers for $R_{TT(WR)}$	200
Table 106: Timing Diagrams for Dynamic ODT	200
Table 107: Synchronous ODT Parameters	205
Table 108: Asynchronous ODT Timing Parameters for All Speed Bins	210
Table 109: ODT Parameters for Power-Down (DLL Off) Entry and Exit Transition Period	212

State Diagram

Figure 2: Simplified State Diagram



ACT = ACTIVATE
 MPR = Multipurpose register
 MRS = Mode register set
 PDE = Power-down entry
 PDX = Power-down exit
 PRE = PRECHARGE

PREA = PRECHARGE ALL
 READ = RD, RDS4, RDS8
 READ AP = RDAP, RDAPS4, RDAPS8
 REF = REFRESH
 RESET = START RESET PROCEDURE
 SRE = Self refresh entry

SRX = Self refresh exit
 WRITE = WR, WRS4, WR8
 WRITE AP = WRAP, WRAPS4, WRAPS8
 ZQCL = ZQ LONG CALIBRATION
 ZQCS = ZQ SHORT CALIBRATION

Functional Description

DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an $8n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single $8n$ -bit-wide, four-clock-cycle data transfer at the internal DRAM core and eight corresponding n -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data for WRITEs. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the data strobes.

The DDR3 SDRAM operates from a differential clock (CK and CK#). The crossing of CK going HIGH and CK# going LOW is referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

Read and write accesses to the DDR3 SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE commands are used to select the bank and the starting column location for the burst access.

The device uses a READ and WRITE BL8 and BC4. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard DDR SDRAM, the pipelined, multibank architecture of DDR3 SDRAM allows for concurrent operation, thereby providing high bandwidth by hiding row precharge and activation time.

A self refresh mode is provided, along with a power-saving, power-down mode.

Industrial Temperature

The industrial temperature (IT) device requires that the case temperature not exceed -40°C or 95°C . JEDEC specifications require the refresh rate to double when T_C exceeds 85°C ; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when T_C is $< 0^{\circ}\text{C}$ or $> 95^{\circ}\text{C}$.

General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation).
- Throughout this data sheet, various figures and text refer to DQs as “DQ.” DQ is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms “DQS” and “CK” found throughout this data sheet are to be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise.

- Complete functionality may be described throughout the document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated is considered undefined, illegal, and not supported, and can result in unknown operation.
- Row addressing is denoted as A[n:0]. *For example*, 1Gb: n = 12 (x16); 1Gb: n = 13 (x4, x8); 2Gb: n = 13 (x16) and 2Gb: n = 14 (x4, x8); 4Gb: n = 14 (x16); and 4Gb: n = 15 (x4, x8).
- Dynamic ODT has a special use case: when DDR3 devices are architected for use in a single rank memory array, the ODT ball can be wired HIGH rather than routed. Refer to the Dynamic ODT Special Use Case section.
- A x16 device's DQ bus is comprised of two bytes. If only one of the bytes needs to be used, use the lower byte for data transfers and terminate the upper byte as noted:
 - Connect UDQS to ground via $1k\Omega^*$ resistor.
 - Connect UDQS# to V_{DD} via $1k\Omega^*$ resistor.
 - Connect UDM to V_{DD} via $1k\Omega^*$ resistor.
 - Connect DQ[15:8] individually to either V_{SS}, V_{DD}, or V_{REF} via $1k\Omega$ resistors,* or float DQ[15:8].

*If ODT is used, $1k\Omega$ resistor should be changed to 4x that of the selected ODT.

Functional Block Diagrams

DDR3 SDRAM is a high-speed, CMOS dynamic random access memory. It is internally configured as an 8-bank DRAM.

Figure 3: 512 Meg x 4 Functional Block Diagram







Figure 4: 256 Meg x 8 Functional Block Diagram

Figure 5: 128 Meg x 16 Functional Block Diagram


Ball Assignments and Descriptions

Figure 6: 78-Ball FBGA – x4, x8 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9
A									
V _{SS}	V _{DD}	NC				NF, NF/TDQS#	V _{SS}	V _{DD}	
B									
V _{SS}	V _{SSQ}	DQ0				DM, DM/TDQS	V _{SSQ}	V _{DDQ}	
C									
V _{DDQ}	DQ2	DQS				DQ1	DQ3	V _{SSQ}	
D									
V _{SSQ}	NF, DQ6	DQS#				V _{DD}	V _{SS}	V _{SSQ}	
E									
V _{REFDQ}	V _{DDQ}	NF, DQ4				NF, DQ7	NF, DQ5	V _{DDQ}	
F									
NC	V _{SS}	RAS#				CK	V _{SS}	NC	
G									
ODT	V _{DD}	CAS#				CK#	V _{DD}	CKE	
H									
NC	CS#	WE#				A10/AP	ZQ	NC	
J									
V _{SS}	BA0	BA2				NC	V _{REFCA}	V _{SS}	
K									
V _{DD}	A3	A0				A12/BC#	BA1	V _{DD}	
L									
V _{SS}	A5	A2				A1	A4	V _{SS}	
M									
V _{DD}	A7	A9				A11	A6	V _{DD}	
N									
V _{SS}	RESET#	A13				A14	A8	V _{SS}	

- Notes:
1. Ball descriptions listed in Table 3 (page 19) are listed as "x4, x8" if unique; otherwise, x4 and x8 are the same.
 2. A comma separates the configuration; a slash defines a selectable function.
Example: D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 3).

Figure 7: 96-Ball FBGA – x16 Ball Assignments (Top View)


Notes:

1. Ball descriptions listed in Table 4 (page 21) are listed as "x16."
2. A comma separates the configuration; a slash defines a selectable function.

Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions

Symbol	Type	Description
A[14:13], A12/BC#, A11, A10/AP, A[9:0]	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to V_{REFCA} . A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4 burst chop). See Truth Table - Command.
BA[2:0]	Input	Bank address inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to V_{REFCA} .
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	Clock enable: CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE power-down and SELF REFRESH operations (all banks idle) or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during power-down. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V_{REFCA} .
CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to V_{REFCA} .
DM	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a write access. Although the DM ball is input-only, the DM loading is designed to match that of the DQ and DQS balls. DM is referenced to V_{REFDQ} . DM has an optional use as TDQS on the x8 device.
ODT	Input	On-die termination: ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[7:0], DQS, DQS#, and DM for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to V_{REFCA} .
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to V_{REFCA} .
RESET#	Input	Reset: RESET# is an active LOW CMOS input referenced to V_{SS} . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DDQ}$ and DC LOW $\leq 0.2 \times V_{DDQ}$. RESET# assertion and deassertion are asynchronous.
DQ[3:0]	I/O	Data input/output: Bidirectional data bus for the x4 configuration. DQ[3:0] are referenced to V_{REFDQ} .

Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions (Continued)

Symbol	Type	Description
DQ[7:0]	I/O	Data input/output: Bidirectional data bus for the x8 configuration. DQ[7:0] are referenced to V_{REFDQ} .
DQS, DQS#	I/O	Data strobe: Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
TDQS, TDQS#	I/O	Termination data strobe: Applies to the x8 configuration only. When TDQS is enabled, DM is disabled, and the TDQS and TDQS# balls provide termination resistance.
V_{DD}	Supply	Power supply: 1.35V, 1.283–1.45V operational; compatible to 1.5V operation.
V_{DDQ}	Supply	DQ power supply: 1.35V, 1.283–1.45V operational; compatible with 1.5V operation.
V_{REFCA}	Supply	Reference voltage for control, command, and address: V_{REFCA} must be maintained at all times (including self refresh) for proper device operation.
V_{REFDQ}	Supply	Reference voltage for data: V_{REFDQ} must be maintained at all times (including self refresh) for proper device operation.
V_{SS}	Supply	Ground.
V_{SSQ}	Supply	DQ ground: Isolated on the device for improved noise immunity.
ZQ	Reference	External reference ball for output drive calibration: This ball is tied to an external 240Ω resistor (R_{ZQ}), which is tied to V_{SSQ} .
NC	–	No connect: These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).
NF	–	No function: When configured as a x4 device, these balls are NF. When configured as a x8 device, these balls are defined as TDQS#, DQ[7:4].

Table 4: 96-Ball FBGA – x16 Ball Descriptions

Symbol	Type	Description
A13, A12/BC#, A11, A10/AP, A[9:0]	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to V _{REFCA} . A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4 burst chop). See Truth Table - Command.
BA[2:0]	Input	Bank address inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to V _{REFCA} .
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (LDQS, LDQS#, UDQS, UDQS#) is referenced to the crossings of CK and CK#.
CKE	Input	Clock enable: CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE power-down and SELF REFRESH operations (all banks idle) or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during power-down. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V _{REFCA} .
CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to V _{REFCA} .
LDM	Input	Input data mask: LDM is a lower-byte, input mask signal for write data. Lower-byte input data is masked when LDM is sampled HIGH along with the input data during a write access. Although the LDM ball is input-only, the LDM loading is designed to match that of the DQ and LDQS balls. LDM is referenced to V _{REFDQ} .
ODT	Input	On-die termination: ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[15:0], LDQS, LDQS#, UDQS, UDQS#, LDM, and UDM for the x16. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to V _{REFCA} .
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to V _{REFCA} .
RESET#	Input	Reset: RESET# is an active LOW CMOS input referenced to V _{SS} . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DDQ}$ and DC LOW $\leq 0.2 \times V_{DDQ}$. RESET# assertion and deassertion are asynchronous.

Table 4: 96-Ball FBGA – x16 Ball Descriptions (Continued)

Symbol	Type	Description
UDM	Input	Input data mask: UDM is an upper-byte, input mask signal for write data. Upper-byte input data is masked when UDM is sampled HIGH along with the input data during a write access. Although the UDM ball is input-only, the UDM loading is designed to match that of the DQ and UDQS balls. UDM is referenced to V_{REFDQ} .
DQ[7:0]	I/O	Data input/output: Lower byte of bidirectional data bus for the x16 configuration. DQ[7:0] are referenced to V_{REFDQ} .
DQ[15:8]	I/O	Data input/output: Upper byte of bidirectional data bus for the x16 configuration. DQ[15:8] are referenced to V_{REFDQ} .
LDQS, LDQS#	I/O	Lower byte data strobe: Output with read data. Edge-aligned with read data. Input with write data. LDQS is center-aligned to write data.
UDQS, UDQS#	I/O	Upper byte data strobe: Output with read data. Edge-aligned with read data. Input with write data. UDQS is center-aligned to write data.
V_{DD}	Supply	Power supply: 1.35V, 1.283–1.45V operational; compatible to 1.5V operation.
V_{DDQ}	Supply	DQ power supply: 1.35V, 1.283–1.45V operational; compatible with 1.5V operation.
V_{REFCA}	Supply	Reference voltage for control, command, and address: V_{REFCA} must be maintained at all times (including self refresh) for proper device operation.
V_{REFDQ}	Supply	Reference voltage for data: V_{REFDQ} must be maintained at all times (including self refresh) for proper device operation.
V_{SS}	Supply	Ground.
V_{SSQ}	Supply	DQ ground: Isolated on the device for improved noise immunity.
ZQ	Reference	External reference ball for output drive calibration: This ball is tied to an external 240Ω resistor (R_{ZQ}), which is tied to V_{SSQ} .
NC	–	No connect: These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).

Package Dimensions

Figure 8: 78-Ball FBGA – x4, x8 (DA)





Figure 9: 96-Ball FBGA – x16 (JT)


Notes:

1. All dimensions are in millimeters.
2. Solder ball material: SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).

Electrical Specifications

Table 5: Input/Output Capacitance

Capacitance Parameters	Symbol	DDR3L-800		DDR3L-1066		DDR3L-1333		DDR3L-1600		DDR3L-1866		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Single-end I/O: DQ, DM	C _{IO}	1.5	2.5	1.5	2.5	1.5	2.3	1.5	2.2	1.5	2.1	pF
Differential I/O: DQS, DQS#, TDQS, TDQS#	C _{IO}	1.5	2.5	1.5	2.5	1.5	2.3	1.5	2.2	1.5	2.1	pF
Inputs (CTRL, CMD, ADDR)	C _I	0.75	1.3	0.75	1.3	0.75	1.3	0.75	1.2	0.75	1.2	pF

Table 6: DC Electrical Characteristics and Operating Conditions – 1.35V Operation

All voltages are referenced to V_{SS}

Parameter/Condition	Symbol	Min	Nom	Max	Units	Notes
Supply voltage	V _{DD}	1.283	1.35	1.45	V	1, 2, 3, 4
I/O supply voltage	V _{DDQ}	1.283	1.35	1.45	V	1, 2, 3, 4

- Notes:
1. Maximum DC value may not be greater than 1.425V. The DC value is the linear average of V_{DD}/V_{DDQ}(t) over a very long period of time (for example, 1 sec).
 2. If the maximum limit is exceeded, input levels shall be governed by DDR3 specifications.
 3. Under these supply voltages, the device operates to this DDR3L specification.
 4. Once initialized for DDR3L operation, DDR3 operation may only be used if the device is in reset while V_{DD} and V_{DDQ} are changed for DDR3 operation (see Figure 47 (page 138)).

Table 7: DC Electrical Characteristics and Operating Conditions – 1.5V Operation

All voltages are referenced to V_{SS}

Parameter/Condition	Symbol	Min	Nom	Max	Units	Notes
Supply voltage	V _{DD}	1.425	1.5	1.575	V	1, 2, 3
I/O supply voltage	V _{DDQ}	1.425	1.5	1.575	V	1, 2, 3

- Notes:
1. If the minimum limit is exceeded, input levels shall be governed by DDR3L specifications.
 2. Under 1.5V operation, this DDR3L device operates in accordance with the DDR3 specifications under the same speed timings as defined for this device.
 3. Once initialized for DDR3 operation, DDR3L operation may only be used if the device is in reset while V_{DD} and V_{DDQ} are changed for DDR3L operation (see Figure 47 (page 138)).