



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

DDR3L SDRAM

MT41K1G4 – 128 Meg x 4 x 8 banks

MT41K512M8 – 64 Meg x 8 x 8 banks

MT41K256M16 – 32 Meg x 16 x 8 banks

Description

DDR3L SDRAM (1.35V) is a low voltage version of the DDR3 (1.5V) SDRAM. Refer to the DDR3 (1.5V) SDRAM data sheet specifications when running in 1.5V compatible mode.

Features

- $V_{DD} = V_{DDQ} = 1.35V$ (1.283–1.45V)
- Backward compatible to $V_{DD} = V_{DDQ} = 1.5V \pm 0.075V$
 - Supports DDR3L devices to be backward compatible in 1.5V applications
- Differential bidirectional data strobe
- 8n-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- 8 internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS (READ) latency (CL)
- Programmable posted CAS additive latency (AL)
- Programmable CAS (WRITE) latency (CWL)
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- Self refresh mode

- T_C of 0°C to +95°C
 - 64ms, 8192-cycle refresh at 0°C to +85°C
 - 32ms at +85°C to +95°C
- Self refresh temperature (SRT)
- Automatic self refresh (ASR)
- Write leveling
- Multipurpose register
- Output driver calibration

Options

- Configuration

- 1 Gig x 4 1G4
- 512 Meg x 8 512M8
- 256 Meg x 16 256M16

- FBGA package (Pb-free) – x4, x8

- 78-ball (10.5mm x 12mm) Rev. D RA
- 78-ball (9mm x 10.5mm) Rev. E, J RH

- FBGA package (Pb-free) – x16

- 96-ball (10mm x 14mm) Rev. D RE
- 96-ball (9mm x 14mm) Rev. E HA

- Timing – cycle time

- 1.071ns @ CL = 13 (DDR3-1866) -107
- 1.25ns @ CL = 11 (DDR3-1600) -125
- 1.5ns @ CL = 9 (DDR3-1333) -15E
- 1.875ns @ CL = 7 (DDR3-1066) -187E

- Operating temperature

- Commercial ($0^{\circ}\text{C} \leq T_C \leq +95^{\circ}\text{C}$) None
- Industrial ($-40^{\circ}\text{C} \leq T_C \leq +95^{\circ}\text{C}$) IT

- Revision :D/:E/:J

Marking

Table 1: Key Timing Parameters

Speed Grade	Data Rate (MT/s)	Target t_{RCD} - t_{RP} -CL	t_{RCD} (ns)	t_{RP} (ns)	CL (ns)
-107 ^{1, 2, 3}	1866	13-13-13	13.91	13.91	13.91
-125 ^{1, 2}	1600	11-11-11	13.75	13.75	13.75
-15E ¹	1333	9-9-9	13.5	13.5	13.5
-187E	1066	7-7-7	13.1	13.1	13.1


- Notes:
1. Backward compatible to 1066, CL = 7 (-187E).
 2. Backward compatible to 1333, CL = 9 (-15E).
 3. Backward compatible to 1600, CL = 11 (-125).

Table 2: Addressing

Parameter	1 Gig x 4	512 Meg x 8	256 Meg x 16
Configuration	128 Meg x 4 x 8 banks	64 Meg x 8 x 8 banks	32 Meg x 16 x 8 banks
Refresh count	8K	8K	8K
Row address	64K (A[15:0])	64K (A[15:0])	32K (A[14:0])
Bank address	8 (BA[2:0])	8 (BA[2:0])	8 (BA[2:0])
Column address	2K (A[11, 9:0])	1K (A[9:0])	1K (A[9:0])
Page size	1KB	1KB	2KB

Figure 1: DDR3L Part Numbers

Example Part Number: MT41K512M8RH-125:E



Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on <http://www.micron.com> for available offerings.

FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. For a quick conversion of an FBGA code, see the FBGA Part Marking Decoder on Micron's Web site: <http://www.micron.com>.

Contents

State Diagram	11
Functional Description	12
Industrial Temperature	12
General Notes	12
Functional Block Diagrams	14
Ball Assignments and Descriptions	16
Package Dimensions	22
Electrical Specifications	26
Absolute Ratings	26
Input/Output Capacitance	27
Thermal Characteristics	28
Electrical Specifications – I _{DD} Specifications and Conditions	30
Electrical Characteristics – DDR3L (1.35V) Operating I _{DD} Specifications	41
Electrical Specifications – DC and AC	45
DC Operating Conditions	45
Input Operating Conditions	46
DDR3L 1.35V AC Overshoot/Undershoot Specification	50
DDR3L 1.35V Slew Rate Definitions for Single-Ended Input Signals	53
DDR3L 1.35V Slew Rate Definitions for Differential Input Signals	55
ODT Characteristics	56
1.35V ODT Resistors	57
ODT Sensitivity	58
ODT Timing Definitions	58
Output Driver Impedance	62
34 Ohm Output Driver Impedance	63
DDR3L 34 Ohm Driver	64
DDR3L 34 Ohm Output Driver Sensitivity	65
DDR3L Alternative 40 Ohm Driver	66
DDR3L 40 Ohm Output Driver Sensitivity	66
Output Characteristics and Operating Conditions	68
Reference Output Load	71
Slew Rate Definitions for Single-Ended Output Signals	71
Slew Rate Definitions for Differential Output Signals	73
Speed Bin Tables	74
Electrical Characteristics and AC Operating Conditions	78
Command and Address Setup, Hold, and Derating	98
Data Setup, Hold, and Derating	105
Commands – Truth Tables	113
Commands	116
DESELECT	116
NO OPERATION	116
ZQ CALIBRATION LONG	116
ZQ CALIBRATION SHORT	116
ACTIVATE	116
READ	116
WRITE	117
PRECHARGE	118
REFRESH	118
SELF REFRESH	119
DLL Disable Mode	120

Input Clock Frequency Change	124
Write Leveling	126
Write Leveling Procedure	128
Write Leveling Mode Exit Procedure	130
Initialization	131
Voltage Initialization / Change	133
V _{DD} Voltage Switching	134
Mode Registers	135
Mode Register 0 (MR0)	136
Burst Length	136
Burst Type	137
DLL RESET	138
Write Recovery	138
Precharge Power-Down (Precharge PD)	139
CAS Latency (CL)	139
Mode Register 1 (MR1)	140
DLL Enable/DLL Disable	140
Output Drive Strength	141
OUTPUT ENABLE/DISABLE	141
TDQS Enable	141
On-Die Termination	142
WRITE LEVELING	142
POSTED CAS ADDITIVE Latency	142
Mode Register 2 (MR2)	143
CAS Write Latency (CWL)	144
AUTO SELF REFRESH (ASR)	144
SELF REFRESH TEMPERATURE (SRT)	145
SRT vs. ASR	145
DYNAMIC ODT	145
Mode Register 3 (MR3)	146
MULTIPURPOSE REGISTER (MPR)	146
MPR Functional Description	147
MPR Register Address Definitions and Bursting Order	148
MPR Read Predefined Pattern	154
MODE REGISTER SET (MRS) Command	154
ZQ CALIBRATION Operation	155
ACTIVATE Operation	156
READ Operation	158
WRITE Operation	169
DQ Input Timing	177
PRECHARGE Operation	179
SELF REFRESH Operation	179
Extended Temperature Usage	181
Power-Down Mode	182
RESET Operation	190
On-Die Termination (ODT)	192
Functional Representation of ODT	192
Nominal ODT	192
Dynamic ODT	194
Dynamic ODT Special Use Case	194
Functional Description	194
Synchronous ODT Mode	200

ODT Latency and Posted ODT	200
Timing Parameters	200
ODT Off During READs	203
Asynchronous ODT Mode	205
Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry)	207
Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)	209
Asynchronous to Synchronous ODT Mode Transition (Short CKE Pulse)	211

List of Figures

Figure 1: DDR3L Part Numbers	2
Figure 2: Simplified State Diagram	11
Figure 3: 1 Gig x 4 Functional Block Diagram	14
Figure 4: 512 Meg x 8 Functional Block Diagram	15
Figure 5: 256 Meg x 16 Functional Block Diagram	15
Figure 6: 78-Ball FBGA – x4, x8 (Top View)	16
Figure 7: 96-Ball FBGA – x16 (Top View)	17
Figure 8: 78-Ball FBGA – x4, x8 (RA)	22
Figure 9: 78-Ball FBGA – x4, x8 (RH)	23
Figure 10: 96-Ball FBGA – x16 (RE)	24
Figure 11: 96-Ball FBGA – x16 (HA)	25
Figure 12: Thermal Measurement Point	29
Figure 13: DDR3L 1.35V Input Signal	49
Figure 14: Overshoot	50
Figure 15: Undershoot	50
Figure 16: V_{IX} for Differential Signals	51
Figure 17: Single-Ended Requirements for Differential Signals	51
Figure 18: Definition of Differential AC-Swing and t_{DVAC}	52
Figure 19: Nominal Slew Rate Definition for Single-Ended Input Signals	54
Figure 20: DDR3L 1.35V Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#	55
Figure 21: ODT Levels and I-V Characteristics	56
Figure 22: ODT Timing Reference Load	59
Figure 23: t_{AON} and t_{AOF} Definitions	60
Figure 24: t_{AONPD} and t_{AOFPD} Definitions	60
Figure 25: t_{ADC} Definition	61
Figure 26: Output Driver	62
Figure 27: DQ Output Signal	69
Figure 28: Differential Output Signal	70
Figure 29: Reference Output Load for AC Timing and Output Slew Rate	71
Figure 30: Nominal Slew Rate Definition for Single-Ended Output Signals	72
Figure 31: Nominal Differential Output Slew Rate Definition for DQS, DQS#	73
Figure 32: Nominal Slew Rate and t_{VAC} for t_{IS} (Command and Address – Clock)	101
Figure 33: Nominal Slew Rate for t_{IH} (Command and Address – Clock)	102
Figure 34: Tangent Line for t_{IS} (Command and Address – Clock)	103
Figure 35: Tangent Line for t_{IH} (Command and Address – Clock)	104
Figure 36: Nominal Slew Rate and t_{VAC} for t_{DS} (DQ – Strobe)	109
Figure 37: Nominal Slew Rate for t_{DH} (DQ – Strobe)	110
Figure 38: Tangent Line for t_{DS} (DQ – Strobe)	111
Figure 39: Tangent Line for t_{DH} (DQ – Strobe)	112
Figure 40: Refresh Mode	119
Figure 41: DLL Enable Mode to DLL Disable Mode	121
Figure 42: DLL Disable Mode to DLL Enable Mode	122
Figure 43: DLL Disable t_{DQSCK}	123
Figure 44: Change Frequency During Precharge Power-Down	125
Figure 45: Write Leveling Concept	126
Figure 46: Write Leveling Sequence	129
Figure 47: Write Leveling Exit Procedure	130
Figure 48: Initialization Sequence	132
Figure 49: V_{DD} Voltage Switching	134
Figure 50: MRS to MRS Command Timing (t_{MRD})	135

Figure 51: MRS to nonMRS Command Timing (t_{MOD})	136
Figure 52: Mode Register 0 (MR0) Definitions	137
Figure 53: READ Latency	139
Figure 54: Mode Register 1 (MR1) Definition	140
Figure 55: READ Latency (AL = 5, CL = 6)	143
Figure 56: Mode Register 2 (MR2) Definition	144
Figure 57: CAS Write Latency	144
Figure 58: Mode Register 3 (MR3) Definition	146
Figure 59: Multipurpose Register (MPR) Block Diagram	147
Figure 60: MPR System Read Calibration with BL8: Fixed Burst Order Single Readout	150
Figure 61: MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout	151
Figure 62: MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble	152
Figure 63: MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble	153
Figure 64: ZQ CALIBRATION Timing (ZQCL and ZQCS)	155
Figure 65: Example: Meeting t_{RRD} (MIN) and t_{RCD} (MIN)	156
Figure 66: Example: t_{FAW}	157
Figure 67: READ Latency	158
Figure 68: Consecutive READ Bursts (BL8)	160
Figure 69: Consecutive READ Bursts (BC4)	160
Figure 70: Nonconsecutive READ Bursts	161
Figure 71: READ (BL8) to WRITE (BL8)	161
Figure 72: READ (BC4) to WRITE (BC4) OTF	162
Figure 73: READ to PRECHARGE (BL8)	162
Figure 74: READ to PRECHARGE (BC4)	163
Figure 75: READ to PRECHARGE (AL = 5, CL = 6)	163
Figure 76: READ with Auto Precharge (AL = 4, CL = 6)	163
Figure 77: Data Output Timing – t_{DQSQ} and Data Valid Window	165
Figure 78: Data Strobe Timing – READs	166
Figure 79: Method for Calculating t_{LZ} and t_{HZ}	167
Figure 80: t_{RPRE} Timing	167
Figure 81: t_{RPST} Timing	168
Figure 82: t_{WPRE} Timing	170
Figure 83: t_{WPST} Timing	170
Figure 84: WRITE Burst	171
Figure 85: Consecutive WRITE (BL8) to WRITE (BL8)	172
Figure 86: Consecutive WRITE (BC4) to WRITE (BC4) via OTF	172
Figure 87: Nonconsecutive WRITE to WRITE	173
Figure 88: WRITE (BL8) to READ (BL8)	173
Figure 89: WRITE to READ (BC4 Mode Register Setting)	174
Figure 90: WRITE (BC4 OTF) to READ (BC4 OTF)	175
Figure 91: WRITE (BL8) to PRECHARGE	176
Figure 92: WRITE (BC4 Mode Register Setting) to PRECHARGE	176
Figure 93: WRITE (BC4 OTF) to PRECHARGE	177
Figure 94: Data Input Timing	178
Figure 95: Self Refresh Entry/Exit Timing	180
Figure 96: Active Power-Down Entry and Exit	184
Figure 97: Precharge Power-Down (Fast-Exit Mode) Entry and Exit	184
Figure 98: Precharge Power-Down (Slow-Exit Mode) Entry and Exit	185
Figure 99: Power-Down Entry After READ or READ with Auto Precharge (RDAP)	185
Figure 100: Power-Down Entry After WRITE	186
Figure 101: Power-Down Entry After WRITE with Auto Precharge (WRAP)	186
Figure 102: REFRESH to Power-Down Entry	187

Figure 103: ACTIVATE to Power-Down Entry	187
Figure 104: PRECHARGE to Power-Down Entry	188
Figure 105: MRS Command to Power-Down Entry	188
Figure 106: Power-Down Exit to Refresh to Power-Down Entry	189
Figure 107: RESET Sequence	191
Figure 108: On-Die Termination	192
Figure 109: Dynamic ODT: ODT Asserted Before and After the WRITE, BC4	197
Figure 110: Dynamic ODT: Without WRITE Command	197
Figure 111: Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8	198
Figure 112: Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4	199
Figure 113: Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4	199
Figure 114: Synchronous ODT	201
Figure 115: Synchronous ODT (BC4)	202
Figure 116: ODT During READs	204
Figure 117: Asynchronous ODT Timing with Fast ODT Transition	206
Figure 118: Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off) Entry	208
Figure 119: Asynchronous to Synchronous Transition During Precharge Power-Down (DLL Off) Exit	210
Figure 120: Transition Period for Short CKE LOW Cycles with Entry and Exit Period Overlapping	212
Figure 121: Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping	212


List of Tables

Table 1: Key Timing Parameters	1
Table 2: Addressing	2
Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions	18
Table 4: 96-Ball FBGA – x16 Ball Descriptions	20
Table 5: Absolute Maximum Ratings	26
Table 6: DDR3L Input/Output Capacitance	27
Table 7: Thermal Characteristics	28
Table 8: DDR3L Timing Parameters Used for I_{DD} Measurements – Clock Units	30
Table 9: DDR3L I_{DD0} Measurement Loop	31
Table 10: DDR3L I_{DD1} Measurement Loop	32
Table 11: DDR3L I_{DD} Measurement Conditions for Power-Down Currents	33
Table 12: DDR3L I_{DD2N} and I_{DD3N} Measurement Loop	34
Table 13: DDR3L I_{DD2NT} Measurement Loop	34
Table 14: DDR3L I_{DD4R} Measurement Loop	35
Table 15: DDR3L I_{DD4W} Measurement Loop	36
Table 16: DDR3L I_{DD5B} Measurement Loop	37
Table 17: DDR3L I_{DD} Measurement Conditions for I_{DD6} , I_{DD6ET} , and I_{DD8}	38
Table 18: DDR3L I_{DD7} Measurement Loop	39
Table 19: I_{DD} Maximum Limits - Die Rev D	41
Table 20: I_{DD} Maximum Limits Die Rev E, J	43
Table 21: DDR3L 1.35V DC Electrical Characteristics and Operating Conditions	45
Table 22: DDR3L 1.35V DC Electrical Characteristics and Input Conditions	46
Table 23: DDR3L 1.35V Input Switching Conditions - Command and Address	47
Table 24: DDR3L 1.35V Differential Input Operating Conditions (CK, CK# and DQS, DQS#)	48
Table 25: DDR3L Control and Address Pins	50
Table 26: DDR3L 1.35V Clock, Data, Strobe, and Mask Pins	50
Table 27: DDR3L 1.35V - Minimum Required Time t_{DVAC} for CK/CK#, DQS/DQS# Differential for AC Ringback	52
Table 28: Single-Ended Input Slew Rate Definition	53
Table 29: DDR3L 1.35V Differential Input Slew Rate Definition	55
Table 30: On-Die Termination DC Electrical Characteristics	56
Table 31: 1.35V R_{TT} Effective Impedance	57
Table 32: ODT Sensitivity Definition	58
Table 33: ODT Temperature and Voltage Sensitivity	58
Table 34: ODT Timing Definitions	59
Table 35: DDR3L(1.35V) Reference Settings for ODT Timing Measurements	59
Table 36: DDR3L 34 Ohm Driver Impedance Characteristics	63
Table 37: DDR3L 34 Ohm Driver Pull-Up and Pull-Down Impedance Calculations	64
Table 38: DDR3L 34 Ohm Driver I_{OH}/I_{OL} Characteristics: $V_{DD} = V_{DDQ} = \text{DDR3L@1.35V}$	64
Table 39: DDR3L 34 Ohm Driver I_{OH}/I_{OL} Characteristics: $V_{DD} = V_{DDQ} = \text{DDR3L@1.45V}$	64
Table 40: DDR3L 34 Ohm Driver I_{OH}/I_{OL} Characteristics: $V_{DD} = V_{DDQ} = \text{DDR3L@1.283}$	65
Table 41: DDR3L 34 Ohm Output Driver Sensitivity Definition	65
Table 42: DDR3L 34 Ohm Output Driver Voltage and Temperature Sensitivity	65
Table 43: DDR3L 40 Ohm Driver Impedance Characteristics	66
Table 44: DDR3L 40 Ohm Output Driver Sensitivity Definition	66
Table 45: 40 Ohm Output Driver Voltage and Temperature Sensitivity	67
Table 46: DDR3L Single-Ended Output Driver Characteristics	68
Table 47: DDR3L Differential Output Driver Characteristics	69
Table 48: DDR3L Differential Output Driver Characteristics $V_{OX(AC)}$	70
Table 49: Single-Ended Output Slew Rate Definition	71
Table 50: Differential Output Slew Rate Definition	73

Table 51: DDR3L-1066 Speed Bins	74
Table 52: DDR3L-1333 Speed Bins	75
Table 53: DDR3L-1600 Speed Bins	76
Table 54: DDR3L-1866 Speed Bins	77
Table 55: Electrical Characteristics and AC Operating Conditions	78
Table 56: Electrical Characteristics and AC Operating Conditions	80
Table 57: Electrical Characteristics and AC Operating Conditions for Speed Extensions	90
Table 58: DDR3L Command and Address Setup and Hold Values 1V/ns Referenced – AC/DC-Based	99
Table 59: DDR3L-800/1066/1333/1600 Derating Values t_{IS}/t_{IH} – AC160/DC90-Based	99
Table 60: DDR3L-800/1066/1333/1600 Derating Values for t_{IS}/t_{IH} – AC135/DC90-Based	99
Table 61: DDR3L-1866 Derating Values for t_{IS}/t_{IH} – AC125/DC90-Based	100
Table 62: DDR3L Minimum Required Time t_{VAC} Above $V_{IH(AC)}$ (Below $V_{IL[AC]}$) for Valid ADD/CMD Transition ..	100
Table 63: DDR3L Data Setup and Hold Values at 1V/ns (DQS, DQS# at 2V/ns) – AC/DC-Based	106
Table 64: DDR3L Derating Values for t_{DS}/t_{DH} – AC160/DC90-Based	106
Table 65: DDR3L Derating Values for t_{DS}/t_{DH} – AC135/DC100-Based	106
Table 66: DDR3L Derating Values for t_{DS}/t_{DH} – AC130/DC100-Based at 2V/ns	107
Table 67: DDR3L Minimum Required Time t_{VAC} Above $V_{IH(AC)}$ (Below $V_{IL(AC)}$) for Valid DQ Transition ..	108
Table 68: Truth Table – Command	113
Table 69: Truth Table – CKE	115
Table 70: READ Command Summary	117
Table 71: WRITE Command Summary	117
Table 72: READ Electrical Characteristics, DLL Disable Mode	123
Table 73: Write Leveling Matrix	127
Table 74: Burst Order	138
Table 75: MPR Functional Description of MR3 Bits	147
Table 76: MPR Readouts and Burst Order Bit Mapping	148
Table 77: Self Refresh Temperature and Auto Self Refresh Description	181
Table 78: Self Refresh Mode Summary	181
Table 79: Command to Power-Down Entry Parameters	182
Table 80: Power-Down Modes	183
Table 81: Truth Table – ODT (Nominal)	193
Table 82: ODT Parameters	193
Table 83: Write Leveling with Dynamic ODT Special Case	194
Table 84: Dynamic ODT Specific Parameters	195
Table 85: Mode Registers for $R_{TT,nom}$	195
Table 86: Mode Registers for $R_{TT(WR)}$	196
Table 87: Timing Diagrams for Dynamic ODT	196
Table 88: Synchronous ODT Parameters	201
Table 89: Asynchronous ODT Timing Parameters for All Speed Bins	206
Table 90: ODT Parameters for Power-Down (DLL Off) Entry and Exit Transition Period	208

State Diagram

Figure 2: Simplified State Diagram



ACT = ACTIVATE
 MPR = Multipurpose register
 MRS = Mode register set
 PDE = Power-down entry
 PDX = Power-down exit
 PRE = PRECHARGE

PREA = PRECHARGE ALL
 READ = RD, RDS4, RDS8
 READ AP = RDAP, RDAPS4, RDAPS8
 REF = REFRESH
 RESET = START RESET PROCEDURE
 SRE = Self refresh entry

SRX = Self refresh exit
 WRITE = WR, WRS4, WR8
 WRITE AP = WRAP, WRAPS4, WRAPS8
 ZQCL = ZQ LONG CALIBRATION
 ZQCS = ZQ SHORT CALIBRATION

Functional Description

DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an $8n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single $8n$ -bit-wide, four-clock-cycle data transfer at the internal DRAM core and eight corresponding n -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data for WRITEs. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the data strobes.

The DDR3 SDRAM operates from a differential clock (CK and CK#). The crossing of CK going HIGH and CK# going LOW is referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

Read and write accesses to the DDR3 SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE commands are used to select the bank and the starting column location for the burst access.

The device uses a READ and WRITE BL8 and BC4. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard DDR SDRAM, the pipelined, multibank architecture of DDR3 SDRAM allows for concurrent operation, thereby providing high bandwidth by hiding row precharge and activation time.

A self refresh mode is provided, along with a power-saving, power-down mode.

Industrial Temperature

The industrial temperature (IT) device requires that the case temperature not exceed -40°C or 95°C . JEDEC specifications require the refresh rate to double when T_C exceeds 85°C ; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when T_C is $< 0^{\circ}\text{C}$ or $> 95^{\circ}\text{C}$.

General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation).
- Throughout this data sheet, various figures and text refer to DQs as “DQ.” DQ is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms “DQS” and “CK” found throughout this data sheet are to be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise.

- Complete functionality may be described throughout the document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated is considered undefined, illegal, and not supported, and can result in unknown operation.
- Row addressing is denoted as A[n:0]. *For example*, 1Gb: n = 12 (x16); 1Gb: n = 13 (x4, x8); 2Gb: n = 13 (x16) and 2Gb: n = 14 (x4, x8); 4Gb: n = 14 (x16); and 4Gb: n = 15 (x4, x8).
- Dynamic ODT has a special use case: when DDR3 devices are architected for use in a single rank memory array, the ODT ball can be wired HIGH rather than routed. Refer to the Dynamic ODT Special Use Case section.
- A x16 device's DQ bus is comprised of two bytes. If only one of the bytes needs to be used, use the lower byte for data transfers and terminate the upper byte as noted:
 - Connect UDQS to ground via $1k\Omega^*$ resistor.
 - Connect UDQS# to V_{DD} via $1k\Omega^*$ resistor.
 - Connect UDM to V_{DD} via $1k\Omega^*$ resistor.
 - Connect DQ[15:8] individually to either V_{SS}, V_{DD}, or V_{REF} via $1k\Omega$ resistors,* or float DQ[15:8].

*If ODT is used, $1k\Omega$ resistor should be changed to 4x that of the selected ODT.

Functional Block Diagrams

DDR3 SDRAM is a high-speed, CMOS dynamic random access memory. It is internally configured as an 8-bank DRAM.

Figure 3: 1 Gig x 4 Functional Block Diagram






Figure 4: 512 Meg x 8 Functional Block Diagram

Figure 5: 256 Meg x 16 Functional Block Diagram


Ball Assignments and Descriptions

Figure 6: 78-Ball FBGA – x4, x8 (Top View)

	1	2	3	4	5	6	7	8	9
A	○	○	○			○	○	○	
V _{SS}	V _{DD}	NC				NF, NF/TDQS#	V _{SS}	V _{DD}	
B	○	○	●				○	○	
V _{SS}	V _{SSQ}	DQ0				DM, DM/TDQS	V _{SSQ}	V _{DDQ}	
C	○	●	○				●	●	
V _{DDQ}	DQ2	DQS				DQ1	DQ3	V _{SSQ}	
D	○	●	○				○	○	
V _{SSQ}	NF, DQ6	DQS#				V _{DD}	V _{SS}	V _{SSQ}	
E	V _{REFDQ}	V _{DDQ}	NF, DQ4			NF, DQ7	NF, DQ5	V _{DDQ}	
NC	○	○				○	○	○	
F	NC	V _{SS}	RAS#			CK	V _{SS}	NC	
G	○	○	○				○	○	
ODT	V _{DD}	CAS#				CK#	V _{DD}	CKE	
H	○	○	○				●	○	
NC	CS#	WE#				A10/AP	ZQ	NC	
J	○	○	○				○	○	
V _{SS}	BA0	BA2				A15	V _{REFCA}	V _{SS}	
K	○	●	●				●	○	
V _{DD}	A3	A0				A12/BC#	BA1	V _{DD}	
L	○	●	●				●	●	
V _{SS}	A5	A2				A1	A4	V _{SS}	
M	○	●	●				●	●	
V _{DD}	A7	A9				A11	A6	V _{DD}	
N	○	○	●				○	●	
V _{SS}	RESET#	A13				A14	A8	V _{SS}	

- Notes:
1. Ball descriptions listed in Table 3 (page 18) are listed as "x4, x8" if unique; otherwise, x4 and x8 are the same.
 2. A comma separates the configuration; a slash defines a selectable function.
Example D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 3).

Figure 7: 96-Ball FBGA – x16 (Top View)

	1	2	3	4	5	6	7	8	9
A									
V _{DDQ}	DQ13	DQ15				DQ12	V _{DDQ}	V _{SS}	
B							UDQS#	DQ14	V _{SSQ}
V _{SSQ}	V _{DD}	V _{SS}				UDQS	DQ10	V _{DDQ}	
C							DQ8	V _{SSQ}	V _{DD}
V _{DDQ}	DQ11	DQ9				LDM	V _{SSQ}	V _{DDQ}	
D							DQ1	DQ3	V _{SSQ}
V _{SSQ}	V _{DDQ}	UDM							
E							V _{DD}	V _{SS}	V _{SSQ}
V _{SS}	V _{SSQ}	DQ0				DQ7	DQ5	V _{DDQ}	
F									
V _{DDQ}	DQ2	LDQS							
G									
V _{SSQ}	DQ6	LDQS#							
H									
V _{REFDQ}	V _{DDQ}	DQ4							
J									
NC	V _{SS}	RAS#							
K									
ODT	V _{DD}	CAS#							
L									
NC	CS#	WE#							
M									
V _{SS}	BA0	BA2							
N									
V _{DD}	A3	A0							
P									
V _{SS}	A5	A2							
R									
V _{DD}	A7	A9							
T									
V _{SS}	RESET#	A13							

Note: 1. A slash defines a selectable function.

Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions

Symbol	Type	Description
[15:13], A12/BC#, A11, A10/AP, A[9:0]	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to V _{REFCA} . A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4). See Truth Table - Command in the DDR3 SDRAM data sheet.
BA[2:0]	Input	Bank address inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to V _{REFCA} .
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	Clock enable: CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V _{REFCA} .
CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to V _{REFCA} .
DM	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a write access. Although the DM ball is input-only, the DM loading is designed to match that of the DQ and DQS balls. DM is referenced to V _{REFDQ} . DM has an optional use as TDQS on the x8.
ODT	Input	On-die termination: ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[7:0], DQS, DQS#, and DM for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to V _{REFCA} .
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to V _{REFCA} .
RESET#	Input	Reset: RESET# is an active LOW CMOS input referenced to V _{SS} . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$. RESET# assertion and deassertion are asynchronous.

Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions (Continued)

Symbol	Type	Description
DQ[3:0]	I/O	Data input/output: Bidirectional data bus for the x4 configuration. DQ[3:0] are referenced to V_{REFDQ} .
DQ[7:0]	I/O	Data input/output: Bidirectional data bus for the x8 configuration. DQ[7:0] are referenced to V_{REFDQ} .
DQS, DQS#	I/O	Data strobe: Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
TDQS, TDQS#	Output	Termination data strobe: Applies to the x8 configuration only. When TDQS is enabled, DM is disabled, and the TDQS and TDQS# balls provide termination resistance.
V_{DD}	Supply	Power supply: 1.35V, 1.283–1.45V operational; compatible to 1.5V operation.
V_{DDQ}	Supply	DQ power supply: 1.35V, 1.283–1.45V operational; compatible to 1.5V operation.
V_{REFCA}	Supply	Reference voltage for control, command, and address: V_{REFCA} must be maintained at all times (including self refresh) for proper device operation.
V_{REFDQ}	Supply	Reference voltage for data: V_{REFDQ} must be maintained at all times (excluding self refresh) for proper device operation.
V_{SS}	Supply	Ground.
V_{SSQ}	Supply	DQ ground: Isolated on the device for improved noise immunity.
ZQ	Reference	External reference ball for output drive calibration: This ball is tied to an external 240Ω resistor (RZQ), which is tied to V_{SSQ} .
NC	–	No connect: These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).
NF	–	No function: When configured as a x4 device, these balls are NF. When configured as a x8 device, these balls are defined as TDQS#, DQ[7:4].

Table 4: 96-Ball FBGA – x16 Ball Descriptions


Symbol	Type	Description
[14:13], A12/BC#, A11, A10/AP, A[9:0]	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to V _{REFCA} . A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4). See Truth Table - Command in the DDR3 SDRAM data sheet.
BA[2:0]	Input	Bank address inputs: BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to V _{REFCA} .
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	Clock enable: CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V _{REFCA} .
CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to V _{REFCA} .
LDM	Input	Input data mask: LDM is a lower-byte, input mask signal for write data. Lower-byte input data is masked when LDM is sampled HIGH along with the input data during a write access. Although the LDM ball is input-only, the LDM loading is designed to match that of the DQ and DQS balls. LDM is referenced to V _{REFDQ} .
ODT	Input	On-die termination: ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[15:0], LDQS, LDQS#, UDQS, UDQS#, LDM, and UDM for the x16; DQ0[7:0], DQS, DQS#, DM/TDQS, and NF/TDQS# (when TDQS is enabled) for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to V _{REFCA} .
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to V _{REFCA} .

Table 4: 96-Ball FBGA – x16 Ball Descriptions (Continued)

Symbol	Type	Description
RESET#	Input	Reset: RESET# is an active LOW CMOS input referenced to V _{SS} . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DD}$. RESET# assertion and deassertion are asynchronous.
UDM	Input	Input data mask: UDM is an upper-byte, input mask signal for write data. Upper-byte input data is masked when UDM is sampled HIGH along with that input data during a WRITE access. Although the UDM ball is input-only, the UDM loading is designed to match that of the DQ and DQS balls. UDM is referenced to V _{REFDQ} .
DQ[7:0]	I/O	Data input/output: Lower byte of bidirectional data bus for the x16 configuration. DQ[7:0] are referenced to V _{REFDQ} .
DQ[15:8]	I/O	Data input/output: Upper byte of bidirectional data bus for the x16 configuration. DQ[15:8] are referenced to V _{REFDQ} .
LDQS, LDQS#	I/O	Lower byte data strobe: Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
UDQS, UDQS#	I/O	Upper byte data strobe: Output with read data. Edge-aligned with read data. Input with write data. DQS is center-aligned to write data.
V _{DD}	Supply	Power supply: 1.35V, 1.283–1.45V operational; compatible to 1.5V operation.
V _{DDQ}	Supply	DQ power supply: 1.35V, 1.283–1.45V operational; compatible to 1.5V operation.
V _{REFCA}	Supply	Reference voltage for control, command, and address: V _{REFCA} must be maintained at all times (including self refresh) for proper device operation.
V _{REFDQ}	Supply	Reference voltage for data: V _{REFDQ} must be maintained at all times (excluding self refresh) for proper device operation.
V _{SS}	Supply	Ground.
V _{SSQ}	Supply	DQ ground: Isolated on the device for improved noise immunity.
ZQ	Reference	External reference ball for output drive calibration: This ball is tied to an external 240Ω resistor (RZQ), which is tied to V _{SSQ} .
NC	–	No connect: These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).

Package Dimensions

Figure 8: 78-Ball FBGA – x4, x8 (RA)



- Notes:
1. All dimensions are in millimeters.
 2. Solder ball material: SAC305 (96.5% Sn, 3% Ag, 0.5% Cu)


Figure 9: 78-Ball FBGA – x4, x8 (RH)


Figure 10: 96-Ball FBGA – x16 (RE)




Figure 11: 96-Ball FBGA – x16 (HA)
