



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# DDR3L SDRAM

**MT41K1G4 – 128 Meg x 4 x 8 banks**

**MT41K512M8 – 64 Meg x 8 x 8 banks**

**MT41K256M16 – 32 Meg x 16 x 8 banks**

## Description

DDR3L SDRAM (1.35V) is a low voltage version of the DDR3 (1.5V) SDRAM. Refer to DDR3 (1.5V) SDRAM (Die Rev :E) data sheet specifications when running in 1.5V compatible mode.

## Features

- $V_{DD} = V_{DDQ} = 1.35V$  (1.283–1.45V)
- Backward compatible to  $V_{DD} = V_{DDQ} = 1.5V \pm 0.075V$ 
  - Supports DDR3L devices to be backward compatible in 1.5V applications
- Differential bidirectional data strobe
- 8n-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- 8 internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS (READ) latency (CL)
- Programmable posted CAS additive latency (AL)
- Programmable CAS (WRITE) latency (CWL)
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- Self refresh mode
- $T_C$  of 105°C
  - 64ms, 8192-cycle refresh up to 85°C
  - 32ms, 8192-cycle refresh at >85°C to 95°C
  - 16ms, 8192-cycle refresh at >95°C to 105°C

- Self refresh temperature (SRT)
- Automatic self refresh (ASR)
- Write leveling
- Multipurpose register
- Output driver calibration

## Options

- Configuration
  - 1 Gig x 4
  - 512 Meg x 8
  - 256 Meg x 16
- FBGA package (Pb-free) – x4, x8
  - 78-ball (9mm x 10.5mm) Rev. E
  - 78-ball (7.5mm x 10.6mm) Rev. N
  - 78-ball (8mm x 10.5mm) Rev. P
- FBGA package (Pb-free) – x16
  - 96-ball (9mm x 14mm) Rev. E
  - 96-ball (7.5mm x 13.5mm) Rev. N
  - 96-ball (8mm x 14mm) Rev. P
- Timing – cycle time
  - 938ps @ CL = 14 (DDR3-2133)
  - 1.07ns @ CL = 13 (DDR3-1866)
  - 1.25ns @ CL = 11 (DDR3-1600)
- Operating temperature
  - Commercial ( $0^{\circ}C \leq T_C \leq +95^{\circ}C$ )
  - Industrial ( $-40^{\circ}C \leq T_C \leq +95^{\circ}C$ )
  - Automotive ( $-40^{\circ}C \leq T_C \leq +105^{\circ}C$ )
- Revision

## Marking

1G4  
512M8  
256M16

RH  
RG  
DA

HA  
LY  
TW

-093  
-107  
-125

None  
IT  
AT

:E/:N/:P

**Table 1: Key Timing Parameters**


Speed Grade	Data Rate (MT/s)	Target $t_{RCD}$ - $t_{RP}$ -CL	$t_{RCD}$ (ns)	$t_{RP}$ (ns)	CL (ns)
-093 <sup>1, 2</sup>	2133	14-14-14	13.09	13.09	13.09
-107 <sup>1</sup>	1866	13-13-13	13.91	13.91	13.91
-125	1600	11-11-11	13.75	13.75	13.75

- Notes: 1. Backward compatible to 1600, CL = 11 (-125).  
2. Backward compatible to 1866, CL = 13 (-107).

**Table 2: Addressing**

Parameter	1 Gig x 4	512 Meg x 8	256 Meg x 16
Configuration	128 Meg x 4 x 8 banks	64 Meg x 8 x 8 banks	32 Meg x 16 x 8 banks
Refresh count	8K	8K	8K
Row address	64K (A[15:0])	64K (A[15:0])	32K (A[14:0])
Bank address	8 (BA[2:0])	8 (BA[2:0])	8 (BA[2:0])
Column address	2K (A[11, 9:0])	1K (A[9:0])	1K (A[9:0])
Page size	1KB	1KB	2KB

**Figure 1: DDR3L Part Numbers**



Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on <http://www.micron.com> for available offerings.

**FBGA Part Marking Decoder**

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. For a quick conversion of an FBGA code, see the FBGA Part Marking Decoder on Micron’s Web site: <http://www.micron.com>.

**Contents**

State Diagram ..... 11

Functional Description ..... 12

    Industrial Temperature ..... 12

    Automotive Temperature ..... 12

    General Notes ..... 13

Functional Block Diagrams ..... 14

Ball Assignments and Descriptions ..... 16

Package Dimensions ..... 22

Electrical Specifications ..... 28

    Absolute Ratings ..... 28

    Input/Output Capacitance ..... 29

Thermal Characteristics ..... 30

Electrical Specifications – I<sub>DD</sub> Specifications and Conditions ..... 32

Electrical Characteristics – Operating I<sub>DD</sub> Specifications ..... 43

Electrical Specifications – DC and AC ..... 48

    DC Operating Conditions ..... 48

    Input Operating Conditions ..... 49

    DDR3L 1.35V AC Overshoot/Undershoot Specification ..... 53

    DDR3L 1.35V Slew Rate Definitions for Single-Ended Input Signals ..... 56

    DDR3L 1.35V Slew Rate Definitions for Differential Input Signals ..... 58

ODT Characteristics ..... 59

    1.35V ODT Resistors ..... 60

    ODT Sensitivity ..... 61

    ODT Timing Definitions ..... 61

Output Driver Impedance ..... 65

    34 Ohm Output Driver Impedance ..... 66

        DDR3L 34 Ohm Driver ..... 67

        DDR3L 34 Ohm Output Driver Sensitivity ..... 68

    DDR3L Alternative 40 Ohm Driver ..... 69

        DDR3L 40 Ohm Output Driver Sensitivity ..... 69

Output Characteristics and Operating Conditions ..... 71

    Reference Output Load ..... 74

    Slew Rate Definitions for Single-Ended Output Signals ..... 74

    Slew Rate Definitions for Differential Output Signals ..... 76

Speed Bin Tables ..... 77

Electrical Characteristics and AC Operating Conditions ..... 82

Command and Address Setup, Hold, and Derating ..... 102

Data Setup, Hold, and Derating ..... 109

Commands – Truth Tables ..... 117

Commands ..... 120

    DESELECT ..... 120

    NO OPERATION ..... 120

    ZQ CALIBRATION LONG ..... 120

    ZQ CALIBRATION SHORT ..... 120

    ACTIVATE ..... 120

    READ ..... 120

    WRITE ..... 121

    PRECHARGE ..... 122

    REFRESH ..... 122

    SELF REFRESH ..... 123

DLL Disable Mode .....	124
Input Clock Frequency Change .....	128
Write Leveling .....	130
Write Leveling Procedure .....	132
Write Leveling Mode Exit Procedure .....	134
Initialization .....	135
Voltage Initialization / Change .....	137
V <sub>DD</sub> Voltage Switching .....	138
Mode Registers .....	139
Mode Register 0 (MR0) .....	140
Burst Length .....	140
Burst Type .....	141
DLL RESET .....	142
Write Recovery .....	143
Precharge Power-Down (Precharge PD) .....	143
CAS Latency (CL) .....	143
Mode Register 1 (MR1) .....	145
DLL Enable/DLL Disable .....	145
Output Drive Strength .....	146
OUTPUT ENABLE/DISABLE .....	146
TDQS Enable .....	146
On-Die Termination .....	147
WRITE LEVELING .....	147
POSTED CAS ADDITIVE Latency .....	147
Mode Register 2 (MR2) .....	148
CAS Write Latency (CWL) .....	149
AUTO SELF REFRESH (ASR) .....	149
SELF REFRESH TEMPERATURE (SRT) .....	149
SRT vs. ASR .....	150
DYNAMIC ODT .....	150
Mode Register 3 (MR3) .....	150
MULTIPURPOSE REGISTER (MPR) .....	151
MPR Functional Description .....	152
MPR Register Address Definitions and Bursting Order .....	153
MPR Read Predefined Pattern .....	158
MODE REGISTER SET (MRS) Command .....	158
ZQ CALIBRATION Operation .....	159
ACTIVATE Operation .....	160
READ Operation .....	162
WRITE Operation .....	173
DQ Input Timing .....	181
PRECHARGE Operation .....	183
SELF REFRESH Operation .....	183
Extended Temperature Usage .....	185
Power-Down Mode .....	186
RESET Operation .....	194
On-Die Termination (ODT) .....	196
Functional Representation of ODT .....	196
Nominal ODT .....	196
Dynamic ODT .....	198
Dynamic ODT Special Use Case .....	198
Functional Description .....	198



---

Synchronous ODT Mode .....	204
ODT Latency and Posted ODT .....	204
Timing Parameters .....	204
ODT Off During READs .....	207
Asynchronous ODT Mode .....	209
Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry) .....	211
Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit) .....	213
Asynchronous to Synchronous ODT Mode Transition (Short CKE Pulse) .....	215

## List of Figures

Figure 1: DDR3L Part Numbers .....	2
Figure 2: Simplified State Diagram .....	11
Figure 3: 1 Gig x 4 Functional Block Diagram .....	14
Figure 4: 512 Meg x 8 Functional Block Diagram .....	15
Figure 5: 256 Meg x 16 Functional Block Diagram .....	15
Figure 6: 78-Ball FBGA – x4, x8 (Top View) .....	16
Figure 7: 96-Ball FBGA – x16 (Top View) .....	17
Figure 8: 78-Ball FBGA – x4, x8 (RH) .....	22
Figure 9: 78-Ball FBGA – x4, x8 (RG) .....	23
Figure 10: 78-Ball FBGA – x4, x8 (DA) .....	24
Figure 11: 96-Ball FBGA – x16 (HA) .....	25
Figure 12: 96-Ball FBGA – x16 (LY) .....	26
Figure 13: 96-Ball FBGA – x16 (TW) .....	27
Figure 14: Thermal Measurement Point .....	30
Figure 15: DDR3L 1.35V Input Signal .....	52
Figure 16: Overshoot .....	53
Figure 17: Undershoot .....	54
Figure 18: $V_{IX}$ for Differential Signals .....	54
Figure 19: Single-Ended Requirements for Differential Signals .....	54
Figure 20: Definition of Differential AC-Swing and $t_{DVAC}$ .....	55
Figure 21: Nominal Slew Rate Definition for Single-Ended Input Signals .....	57
Figure 22: DDR3L 1.35V Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK# .....	58
Figure 23: ODT Levels and I-V Characteristics .....	59
Figure 24: ODT Timing Reference Load .....	62
Figure 25: $t_{AON}$ and $t_{AOF}$ Definitions .....	63
Figure 26: $t_{AONPD}$ and $t_{AOFPD}$ Definitions .....	63
Figure 27: $t_{ADC}$ Definition .....	64
Figure 28: Output Driver .....	65
Figure 29: DQ Output Signal .....	72
Figure 30: Differential Output Signal .....	73
Figure 31: Reference Output Load for AC Timing and Output Slew Rate .....	74
Figure 32: Nominal Slew Rate Definition for Single-Ended Output Signals .....	75
Figure 33: Nominal Differential Output Slew Rate Definition for DQS, DQS# .....	76
Figure 34: Nominal Slew Rate and $t_{VAC}$ for $t_{IS}$ (Command and Address – Clock) .....	105
Figure 35: Nominal Slew Rate for $t_{IH}$ (Command and Address – Clock) .....	106
Figure 36: Tangent Line for $t_{IS}$ (Command and Address – Clock) .....	107
Figure 37: Tangent Line for $t_{IH}$ (Command and Address – Clock) .....	108
Figure 38: Nominal Slew Rate and $t_{VAC}$ for $t_{DS}$ (DQ – Strobe) .....	113
Figure 39: Nominal Slew Rate for $t_{DH}$ (DQ – Strobe) .....	114
Figure 40: Tangent Line for $t_{DS}$ (DQ – Strobe) .....	115
Figure 41: Tangent Line for $t_{DH}$ (DQ – Strobe) .....	116
Figure 42: Refresh Mode .....	123
Figure 43: DLL Enable Mode to DLL Disable Mode .....	125
Figure 44: DLL Disable Mode to DLL Enable Mode .....	126
Figure 45: DLL Disable $t_{DQSCK}$ .....	127
Figure 46: Change Frequency During Precharge Power-Down .....	129
Figure 47: Write Leveling Concept .....	130
Figure 48: Write Leveling Sequence .....	133
Figure 49: Write Leveling Exit Procedure .....	134
Figure 50: Initialization Sequence .....	136

Figure 51: V <sub>DD</sub> Voltage Switching .....	138
Figure 52: MRS to MRS Command Timing ( <sup>t</sup> MRD) .....	139
Figure 53: MRS to nonMRS Command Timing ( <sup>t</sup> MOD) .....	140
Figure 54: Mode Register 0 (MR0) Definitions .....	141
Figure 55: READ Latency .....	144
Figure 56: Mode Register 1 (MR1) Definition .....	145
Figure 57: READ Latency (AL = 5, CL = 6) .....	148
Figure 58: Mode Register 2 (MR2) Definition .....	148
Figure 59: CAS Write Latency .....	149
Figure 60: Mode Register 3 (MR3) Definition .....	151
Figure 61: Multipurpose Register (MPR) Block Diagram .....	152
Figure 62: MPR System Read Calibration with BL8: Fixed Burst Order Single Readout .....	154
Figure 63: MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout .....	155
Figure 64: MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble .....	156
Figure 65: MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble .....	157
Figure 66: ZQ CALIBRATION Timing (ZQCL and ZQCS) .....	159
Figure 67: Example: Meeting <sup>t</sup> RRD (MIN) and <sup>t</sup> RCD (MIN) .....	160
Figure 68: Example: <sup>t</sup> FAW .....	161
Figure 69: READ Latency .....	162
Figure 70: Consecutive READ Bursts (BL8) .....	164
Figure 71: Consecutive READ Bursts (BC4) .....	164
Figure 72: Nonconsecutive READ Bursts .....	165
Figure 73: READ (BL8) to WRITE (BL8) .....	165
Figure 74: READ (BC4) to WRITE (BC4) OTF .....	166
Figure 75: READ to PRECHARGE (BL8) .....	166
Figure 76: READ to PRECHARGE (BC4) .....	167
Figure 77: READ to PRECHARGE (AL = 5, CL = 6) .....	167
Figure 78: READ with Auto Precharge (AL = 4, CL = 6) .....	167
Figure 79: Data Output Timing – <sup>t</sup> DQSQ and Data Valid Window .....	169
Figure 80: Data Strobe Timing – READs .....	170
Figure 81: Method for Calculating <sup>t</sup> LZ and <sup>t</sup> HZ .....	171
Figure 82: <sup>t</sup> RPRE Timing .....	171
Figure 83: <sup>t</sup> RPST Timing .....	172
Figure 84: <sup>t</sup> WPRE Timing .....	174
Figure 85: <sup>t</sup> WPST Timing .....	174
Figure 86: WRITE Burst .....	175
Figure 87: Consecutive WRITE (BL8) to WRITE (BL8) .....	176
Figure 88: Consecutive WRITE (BC4) to WRITE (BC4) via OTF .....	176
Figure 89: Nonconsecutive WRITE to WRITE .....	177
Figure 90: WRITE (BL8) to READ (BL8) .....	177
Figure 91: WRITE to READ (BC4 Mode Register Setting) .....	178
Figure 92: WRITE (BC4 OTF) to READ (BC4 OTF) .....	179
Figure 93: WRITE (BL8) to PRECHARGE .....	180
Figure 94: WRITE (BC4 Mode Register Setting) to PRECHARGE .....	180
Figure 95: WRITE (BC4 OTF) to PRECHARGE .....	181
Figure 96: Data Input Timing .....	182
Figure 97: Self Refresh Entry/Exit Timing .....	184
Figure 98: Active Power-Down Entry and Exit .....	188
Figure 99: Precharge Power-Down (Fast-Exit Mode) Entry and Exit .....	188
Figure 100: Precharge Power-Down (Slow-Exit Mode) Entry and Exit .....	189
Figure 101: Power-Down Entry After READ or READ with Auto Precharge (RDAP) .....	189
Figure 102: Power-Down Entry After WRITE .....	190



Figure 103: Power-Down Entry After WRITE with Auto Precharge (WRAP) .....	190
Figure 104: REFRESH to Power-Down Entry .....	191
Figure 105: ACTIVATE to Power-Down Entry .....	191
Figure 106: PRECHARGE to Power-Down Entry .....	192
Figure 107: MRS Command to Power-Down Entry .....	192
Figure 108: Power-Down Exit to Refresh to Power-Down Entry .....	193
Figure 109: RESET Sequence .....	195
Figure 110: On-Die Termination .....	196
Figure 111: Dynamic ODT: ODT Asserted Before and After the WRITE, BC4 .....	201
Figure 112: Dynamic ODT: Without WRITE Command .....	201
Figure 113: Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8 .....	202
Figure 114: Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4 .....	203
Figure 115: Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4 .....	203
Figure 116: Synchronous ODT .....	205
Figure 117: Synchronous ODT (BC4) .....	206
Figure 118: ODT During READs .....	208
Figure 119: Asynchronous ODT Timing with Fast ODT Transition .....	210
Figure 120: Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off) Entry .....	212
Figure 121: Asynchronous to Synchronous Transition During Precharge Power-Down (DLL Off) Exit .....	214
Figure 122: Transition Period for Short CKE LOW Cycles with Entry and Exit Period Overlapping .....	216
Figure 123: Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping .....	216


## List of Tables

Table 1: Key Timing Parameters .....	1
Table 2: Addressing .....	2
Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions .....	18
Table 4: 96-Ball FBGA – x16 Ball Descriptions .....	20
Table 5: Absolute Maximum Ratings .....	28
Table 6: DDR3L Input/Output Capacitance .....	29
Table 7: Thermal Characteristics .....	30
Table 8: Thermal Impedance .....	31
Table 9: Timing Parameters Used for $I_{DD}$ Measurements – Clock Units .....	32
Table 10: $I_{DD0}$ Measurement Loop .....	33
Table 11: $I_{DD1}$ Measurement Loop .....	34
Table 12: $I_{DD}$ Measurement Conditions for Power-Down Currents .....	35
Table 13: $I_{DD2N}$ and $I_{DD3N}$ Measurement Loop .....	36
Table 14: $I_{DD2NT}$ Measurement Loop .....	36
Table 15: $I_{DD4R}$ Measurement Loop .....	37
Table 16: $I_{DD4W}$ Measurement Loop .....	38
Table 17: $I_{DD5B}$ Measurement Loop .....	39
Table 18: $I_{DD}$ Measurement Conditions for $I_{DD6}$ , $I_{DD6ET}$ , and $I_{DD8}$ .....	40
Table 19: $I_{DD7}$ Measurement Loop .....	41
Table 20: $I_{DD}$ Maximum Limits Die Rev. E for 1.35/1.5V Operation .....	43
Table 21: $I_{DD}$ Maximum Limits Die Rev. N for 1.35V/1.5V Operation .....	44
Table 22: $I_{DD}$ Maximum Limits Die Rev. P for 1.35V/1.5V Operation .....	46
Table 23: DDR3L 1.35V DC Electrical Characteristics and Operating Conditions .....	48
Table 24: DDR3L 1.35V DC Electrical Characteristics and Input Conditions .....	49
Table 25: DDR3L 1.35V Input Switching Conditions – Command and Address .....	50
Table 26: DDR3L 1.35V Differential Input Operating Conditions (CK, CK# and DQS, DQS#) .....	51
Table 27: DDR3L Control and Address Pins .....	53
Table 28: DDR3L 1.35V Clock, Data, Strobe, and Mask Pins .....	53
Table 29: DDR3L 1.35V – Minimum Required Time $t_{DVAC}$ for CK/CK#, DQS/DQS# Differential for AC Ringback .....	55
Table 30: Single-Ended Input Slew Rate Definition .....	56
Table 31: DDR3L 1.35V Differential Input Slew Rate Definition .....	58
Table 32: On-Die Termination DC Electrical Characteristics .....	59
Table 33: 1.35V $R_{TT}$ Effective Impedance .....	60
Table 34: ODT Sensitivity Definition .....	61
Table 35: ODT Temperature and Voltage Sensitivity .....	61
Table 36: ODT Timing Definitions .....	62
Table 37: DDR3L(1.35V) Reference Settings for ODT Timing Measurements .....	62
Table 38: DDR3L 34 Ohm Driver Impedance Characteristics .....	66
Table 39: DDR3L 34 Ohm Driver Pull-Up and Pull-Down Impedance Calculations .....	67
Table 40: DDR3L 34 Ohm Driver $I_{OH}/I_{OL}$ Characteristics: $V_{DD} = V_{DDQ} = \text{DDR3L@1.35V}$ .....	67
Table 41: DDR3L 34 Ohm Driver $I_{OH}/I_{OL}$ Characteristics: $V_{DD} = V_{DDQ} = \text{DDR3L@1.45V}$ .....	67
Table 42: DDR3L 34 Ohm Driver $I_{OH}/I_{OL}$ Characteristics: $V_{DD} = V_{DDQ} = \text{DDR3L@1.283}$ .....	68
Table 43: DDR3L 34 Ohm Output Driver Sensitivity Definition .....	68
Table 44: DDR3L 34 Ohm Output Driver Voltage and Temperature Sensitivity .....	68
Table 45: DDR3L 40 Ohm Driver Impedance Characteristics .....	69
Table 46: DDR3L 40 Ohm Output Driver Sensitivity Definition .....	69
Table 47: 40 Ohm Output Driver Voltage and Temperature Sensitivity .....	70
Table 48: DDR3L Single-Ended Output Driver Characteristics .....	71
Table 49: DDR3L Differential Output Driver Characteristics .....	72
Table 50: DDR3L Differential Output Driver Characteristics $V_{OX(AC)}$ .....	73

Table 51: Single-Ended Output Slew Rate Definition .....	74
Table 52: Differential Output Slew Rate Definition .....	76
Table 53: DDR3L-1066 Speed Bins .....	77
Table 54: DDR3L-1333 Speed Bins .....	78
Table 55: DDR3L-1600 Speed Bins .....	79
Table 56: DDR3L-1866 Speed Bins .....	80
Table 57: DDR3L-2133 Speed Bins .....	81
Table 58: Electrical Characteristics and AC Operating Conditions .....	82
Table 59: Electrical Characteristics and AC Operating Conditions for Speed Extensions .....	92
Table 60: DDR3L Command and Address Setup and Hold Values 1 V/ns Referenced – AC/DC-Based .....	102
Table 61: DDR3L-800/1066 Derating Values $t_{IS}/t_{IH}$ – AC160/DC90-Based .....	103
Table 62: DDR3L-800/1066/1333/1600 Derating Values for $t_{IS}/t_{IH}$ – AC135/DC90-Based .....	103
Table 63: DDR3L-1866/2133 Derating Values for $t_{IS}/t_{IH}$ – AC125/DC90-Based .....	103
Table 64: DDR3L Minimum Required Time $t_{VAC}$ Above $V_{IH(AC)}$ (Below $V_{IL(AC)}$ ) for Valid ADD/CMD Transition ..	104
Table 65: DDR3L Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) – AC/DC-Based .....	109
Table 66: DDR3L Derating Values for $t_{DS}/t_{DH}$ – AC160/DC90-Based .....	110
Table 67: DDR3L Derating Values for $t_{DS}/t_{DH}$ – AC135/DC90-Based .....	110
Table 68: DDR3L Derating Values for $t_{DS}/t_{DH}$ – AC130/DC90-Based at 2V/ns .....	111
Table 69: DDR3L Minimum Required Time $t_{VAC}$ Above $V_{IH(AC)}$ (Below $V_{IL(AC)}$ ) for Valid DQ Transition ..	112
Table 70: Truth Table – Command .....	117
Table 71: Truth Table – CKE .....	119
Table 72: READ Command Summary .....	121
Table 73: WRITE Command Summary .....	121
Table 74: READ Electrical Characteristics, DLL Disable Mode .....	127
Table 75: Write Leveling Matrix .....	131
Table 76: Burst Order .....	142
Table 77: MPR Functional Description of MR3 Bits .....	152
Table 78: MPR Readouts and Burst Order Bit Mapping .....	153
Table 79: Self Refresh Temperature and Auto Self Refresh Description .....	185
Table 80: Self Refresh Mode Summary .....	185
Table 81: Command to Power-Down Entry Parameters .....	186
Table 82: Power-Down Modes .....	187
Table 83: Truth Table – ODT (Nominal) .....	197
Table 84: ODT Parameters .....	197
Table 85: Write Leveling with Dynamic ODT Special Case .....	198
Table 86: Dynamic ODT Specific Parameters .....	199
Table 87: Mode Registers for $R_{TT,nom}$ .....	199
Table 88: Mode Registers for $R_{TT(WR)}$ .....	200
Table 89: Timing Diagrams for Dynamic ODT .....	200
Table 90: Synchronous ODT Parameters .....	205
Table 91: Asynchronous ODT Timing Parameters for All Speed Bins .....	210
Table 92: ODT Parameters for Power-Down (DLL Off) Entry and Exit Transition Period .....	212

## State Diagram

Figure 2: Simplified State Diagram



ACT = ACTIVATE  
MPR = Multipurpose register  
MRS = Mode register set  
PDE = Power-down entry  
PDX = Power-down exit  
PRE = PRECHARGE

PREA = PRECHARGE ALL  
READ = RD, RDS4, RDS8  
READ AP = RDAP, RDAPS4, RDAPS8  
REF = REFRESH  
RESET = START RESET PROCEDURE  
SRE = Self refresh entry

SRX = Self refresh exit  
WRITE = WR, WRS4, WRS8  
WRITE AP = WRAP, WRAPS4, WRAPS8  
ZQCL = ZQ LONG CALIBRATION  
ZQCS = ZQ SHORT CALIBRATION

## Functional Description

DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an  $8n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single  $8n$ -bit-wide, four-clock-cycle data transfer at the internal DRAM core and eight corresponding  $n$ -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data for WRITES. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the data strobes.

The DDR3 SDRAM operates from a differential clock (CK and CK#). The crossing of CK going HIGH and CK# going LOW is referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

Read and write accesses to the DDR3 SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE commands are used to select the bank and the starting column location for the burst access.

The device uses a READ and WRITE BL8 and BC4. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard DDR SDRAM, the pipelined, multibank architecture of DDR3 SDRAM allows for concurrent operation, thereby providing high bandwidth by hiding row precharge and activation time.

A self refresh mode is provided, along with a power-saving, power-down mode.

## Industrial Temperature

The industrial temperature (IT) device requires that the case temperature not exceed  $-40^{\circ}\text{C}$  or  $95^{\circ}\text{C}$ . JEDEC specifications require the refresh rate to double when  $T_C$  exceeds  $85^{\circ}\text{C}$ ; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when  $T_C$  is  $< 0^{\circ}\text{C}$  or  $> 95^{\circ}\text{C}$ .

## Automotive Temperature

The Automotive temperature (AT) device requires that the case temperature not exceed  $-40^{\circ}\text{C}$  or  $105^{\circ}\text{C}$ . Micron specification requires the refresh rate to 4X when  $T_C$  exceeds  $95^{\circ}\text{C}$ ; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when  $T_C$  is  $< 0^{\circ}\text{C}$  or  $> 95^{\circ}\text{C}$ .


## General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation).
  - Throughout this data sheet, various figures and text refer to DQs as “DQ.” DQ is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
  - The terms “DQS” and “CK” found throughout this data sheet are to be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise.
  - Complete functionality may be described throughout the document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
  - Any specific requirement takes precedence over a general statement.
  - Any functionality not specifically stated is considered undefined, illegal, and not supported, and can result in unknown operation.
  - Row addressing is denoted as A[n:0]. *For example*, 1Gb: n = 12 (x16); 1Gb: n = 13 (x4, x8); 2Gb: n = 13 (x16) and 2Gb: n = 14 (x4, x8); 4Gb: n = 14 (x16); and 4Gb: n = 15 (x4, x8).
  - Dynamic ODT has a special use case: when DDR3 devices are architected for use in a single rank memory array, the ODT ball can be wired HIGH rather than routed. Refer to the Dynamic ODT Special Use Case section.
  - A x16 device's DQ bus is comprised of two bytes. If only one of the bytes needs to be used, use the lower byte for data transfers and terminate the upper byte as noted:
    - Connect UDQS to ground via 1kΩ\* resistor.
    - Connect UDQS# to V<sub>DD</sub> via 1kΩ\* resistor.
    - Connect UDM to V<sub>DD</sub> via 1kΩ\* resistor.
    - Connect DQ[15:8] individually to either V<sub>SS</sub>, V<sub>DD</sub>, or V<sub>REF</sub> via 1kΩ resistors,\* or float DQ[15:8].
- \*If ODT is used, 1kΩ resistor should be changed to 4x that of the selected ODT.


## Functional Block Diagrams

DDR3 SDRAM is a high-speed, CMOS dynamic random access memory. It is internally configured as an 8-bank DRAM.


Figure 3: 1 Gig x 4 Functional Block Diagram



**Figure 4: 512 Meg x 8 Functional Block Diagram**



**Figure 5: 256 Meg x 16 Functional Block Diagram**






## Ball Assignments and Descriptions

Figure 6: 78-Ball FBGA – x4, x8 (Top View)

	1	2	3	4	5	6	7	8	9
A	○ V <sub>SS</sub>	○ V <sub>DD</sub>	○ NC				○ NF, NF/TDQS#	○ V <sub>SS</sub>	○ V <sub>DD</sub>
B	○ V <sub>SS</sub>	○ V <sub>SSQ</sub>	● DQ0				○ DM, DM/TDQS	○ V <sub>SSQ</sub>	○ V <sub>DDQ</sub>
C	○ V <sub>DDQ</sub>	● DQ2	○ DQ5				● DQ1	● DQ3	○ V <sub>SSQ</sub>
D	○ V <sub>SSQ</sub>	● NF, DQ6	○ DQS#				○ V <sub>DD</sub>	○ V <sub>SS</sub>	○ V <sub>SSQ</sub>
E	○ V <sub>REFDQ</sub>	○ V <sub>DDQ</sub>	● NF, DQ4				● NF, DQ7	● NF, DQ5	○ V <sub>DDQ</sub>
F	○ NC	○ V <sub>SS</sub>	○ RAS#				○ CK	○ V <sub>SS</sub>	○ NC
G	○ ODT	○ V <sub>DD</sub>	○ CAS#				○ CK#	○ V <sub>DD</sub>	○ CKE
H	○ NC	○ CS#	○ WE#				○ A10/AP	○ ZQ	○ NC
J	○ V <sub>SS</sub>	○ BA0	○ BA2				○ A15	○ V <sub>REFCA</sub>	○ V <sub>SS</sub>
K	○ V <sub>DD</sub>	● A3	● A0				● A12/BC#	○ BA1	○ V <sub>DD</sub>
L	○ V <sub>SS</sub>	● A5	● A2				● A1	● A4	○ V <sub>SS</sub>
M	○ V <sub>DD</sub>	● A7	● A9				● A11	● A6	○ V <sub>DD</sub>
N	○ V <sub>SS</sub>	○ RESET#	● A13				○ A14	● A8	○ V <sub>SS</sub>

- Notes:
1. Ball descriptions listed in Table 3 (page 18) are listed as “x4, x8” if unique; otherwise, x4 and x8 are the same.
  2. A comma separates the configuration; a slash defines a selectable function.  
Example D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 3).

**Figure 7: 96-Ball FBGA – x16 (Top View)**



- Notes:
- Ball descriptions listed in Table 4 (page 20) are listed as “x4, x8” if unique; otherwise, x4 and x8 are the same.
  - A comma separates the configuration; a slash defines a selectable function.  
Example D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 3).

**Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions**

Symbol	Type	Description
A[15:13], A12/BC#, A11, A10/AP, A[9:0]	Input	<b>Address inputs:</b> Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to $V_{REFCA}$ . A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4). See Table 70 (page 117).
BA[2:0]	Input	<b>Bank address inputs:</b> BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to $V_{REFCA}$ .
CK, CK#	Input	<b>Clock:</b> CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	<b>Clock enable:</b> CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to $V_{REFCA}$ .
CS#	Input	<b>Chip select:</b> CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to $V_{REFCA}$ .
DM	Input	<b>Input data mask:</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a write access. Although the DM ball is input-only, the DM loading is designed to match that of the DQ and DQS balls. DM is referenced to $V_{REFDQ}$ . DM has an optional use as TDQS on the x8.
ODT	Input	<b>On-die termination:</b> ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[7:0], DQS, DQS#, and DM for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to $V_{REFCA}$ .
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to $V_{REFCA}$ .
RESET#	Input	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to $V_{SS}$ . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$ . RESET# assertion and desertion are asynchronous.

**Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions (Continued)**

Symbol	Type	Description
DQ[3:0]	I/O	<b>Data input/output:</b> Bidirectional data bus for the x4 configuration. DQ[3:0] are referenced to $V_{REFDQ}$ .
DQ[7:0]	I/O	<b>Data input/output:</b> Bidirectional data bus for the x8 configuration. DQ[7:0] are referenced to $V_{REFDQ}$ .
DQS, DQS#	I/O	<b>Data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
TDQS, TDQS#	Output	<b>Termination data strobe:</b> Applies to the x8 configuration only. When TDQS is enabled, DM is disabled, and the TDQS and TDQS# balls provide termination resistance.
$V_{DD}$	Supply	<b>Power supply:</b> 1.5V $\pm$ 0.075V.
$V_{DDQ}$	Supply	<b>DQ power supply:</b> 1.5V $\pm$ 0.075V. Isolated on the device for improved noise immunity.
$V_{REFCA}$	Supply	<b>Reference voltage for control, command, and address:</b> $V_{REFCA}$ must be maintained at all times (including self refresh) for proper device operation.
$V_{REFDQ}$	Supply	<b>Reference voltage for data:</b> $V_{REFDQ}$ must be maintained at all times (excluding self refresh) for proper device operation.
$V_{SS}$	Supply	Ground.
$V_{SSQ}$	Supply	<b>DQ ground:</b> Isolated on the device for improved noise immunity.
ZQ	Reference	<b>External reference ball for output drive calibration:</b> This ball is tied to an external 240 $\Omega$ resistor (RZQ), which is tied to $V_{SSQ}$ .
NC	–	<b>No connect:</b> These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).
NF	–	<b>No function:</b> When configured as a x4 device, these balls are NF. When configured as a x8 device, these balls are defined as TDQS#, DQ[7:4].

**Table 4: 96-Ball FBGA – x16 Ball Descriptions**


Symbol	Type	Description
A[14:13], A12/BC#, A11, A10/AP, A[9:0]	Input	<b>Address inputs:</b> Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to $V_{\text{REFCA}}$ . A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4). See Table 70 (page 117).
BA[2:0]	Input	<b>Bank address inputs:</b> BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to $V_{\text{REFCA}}$ .
CK, CK#	Input	<b>Clock:</b> CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	<b>Clock enable:</b> CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to $V_{\text{REFCA}}$ .
CS#	Input	<b>Chip select:</b> CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to $V_{\text{REFCA}}$ .
LDM	Input	<b>Input data mask:</b> LDM is a lower-byte, input mask signal for write data. Lower-byte input data is masked when LDM is sampled HIGH along with the input data during a write access. Although the LDM ball is input-only, the LDM loading is designed to match that of the DQ and DQS balls. LDM is referenced to $V_{\text{REFDQ}}$ .
ODT	Input	<b>On-die termination:</b> ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[15:0], LDQS, LDQS#, UDQS, UDQS#, LDM, and UDM for the x16; DQ0[7:0], DQS, DQS#, DM/TDQS, and NF/TDQS# (when TDQS is enabled) for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to $V_{\text{REFCA}}$ .
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to $V_{\text{REFCA}}$ .
RESET#	Input	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to $V_{\text{SS}}$ . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{\text{DD}}$ and DC LOW $\leq 0.2 \times V_{\text{DDQ}}$ . RESET# assertion and desertion are asynchronous.

**Table 4: 96-Ball FBGA – x16 Ball Descriptions (Continued)**

Symbol	Type	Description
UDM	Input	<b>Input data mask:</b> UDM is an upper-byte, input mask signal for write data. Upper-byte input data is masked when UDM is sampled HIGH along with that input data during a WRITE access. Although the UDM ball is input-only, the UDM loading is designed to match that of the DQ and DQS balls. UDM is referenced to $V_{REFDQ}$ .
DQ[7:0]	I/O	<b>Data input/output:</b> Lower byte of bidirectional data bus for the x16 configuration. DQ[7:0] are referenced to $V_{REFDQ}$ .
DQ[15:8]	I/O	<b>Data input/output:</b> Upper byte of bidirectional data bus for the x16 configuration. DQ[15:8] are referenced to $V_{REFDQ}$ .
LDQS, LDQS#	I/O	<b>Lower byte data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
UDQS, UDQS#	I/O	<b>Upper byte data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. DQS is center-aligned to write data.
$V_{DD}$	Supply	<b>Power supply:</b> 1.5V $\pm$ 0.075V.
$V_{DDQ}$	Supply	<b>DQ power supply:</b> 1.5V $\pm$ 0.075V. Isolated on the device for improved noise immunity.
$V_{REFCA}$	Supply	<b>Reference voltage for control, command, and address:</b> $V_{REFCA}$ must be maintained at all times (including self refresh) for proper device operation.
$V_{REFDQ}$	Supply	<b>Reference voltage for data:</b> $V_{REFDQ}$ must be maintained at all times (excluding self refresh) for proper device operation.
$V_{SS}$	Supply	Ground.
$V_{SSQ}$	Supply	<b>DQ ground:</b> Isolated on the device for improved noise immunity.
ZQ	Reference	<b>External reference ball for output drive calibration:</b> This ball is tied to an external 240 $\Omega$ resistor (RZQ), which is tied to $V_{SSQ}$ .
NC	–	<b>No connect:</b> These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).


## Package Dimensions

Figure 8: 78-Ball FBGA – x4, x8 (RH)



- Notes: 1. All dimensions are in millimeters.  
2. Solder ball material: SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).


Figure 9: 78-Ball FBGA – x4, x8 (RG)



- Notes: 1. All dimensions are in millimeters.  
2. Solder ball material: SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).




Figure 10: 78-Ball FBGA – x4, x8 (DA)



- Notes:
1. All dimensions are in millimeters.
  2. Solder ball material: SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).

**Figure 11: 96-Ball FBGA – x16 (HA)**



- Notes: 1. All dimensions are in millimeters.  
2. Solder ball material: SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).