



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Mobile LPDDR2 SDRAM

**MT42L128M16D1, MT42L64M32D1, MT42L64M64D2,
 MT42L128M32D2, MT42L256M32D4, MT42L128M64D4
 MT42L96M64D3, MT42L192M32D3**

Features

- Ultra low-voltage core and I/O power supplies
 - $V_{DD2} = 1.14\text{--}1.30\text{V}$
 - $V_{DDCA}/V_{DDQ} = 1.14\text{--}1.30\text{V}$
 - $V_{DD1} = 1.70\text{--}1.95\text{V}$
- Clock frequency range
 - 533–10 MHz (data rate range: 1066–20 Mb/s/pin)
- Four-bit prefetch DDR architecture
- Eight internal banks for concurrent operation
- Multiplexed, double data rate, command/address inputs; commands entered on every CK edge
- Bidirectional/differential data strobe per byte of data (DQS/DQS#)
- Programmable READ and WRITE latencies (RL/WL)
- Programmable burst lengths: 4, 8, or 16
- Per-bank refresh for concurrent operation
- On-chip temperature sensor to control self refresh rate
- Partial-array self refresh (PASR)
- Deep power-down mode (DPD)
- Selectable output drive strength (DS)
- Clock stop capability
- RoHS-compliant, “green” packaging

Table 1: Key Timing Parameters

Speed Grade	Clock Rate (MHz)	Data Rate (Mb/s/pin)	RL	WL	t_{RCD}/t_{RP}^1
-18 ²	533	1066	8	4	Typical
-25	400	800	6	3	Typical
-3	333	667	5	2	Typical

- | Options | Marking |
|---|------------------|
| • $V_{DD2}: 1.2\text{V}$ | L |
| • Configuration | |
| – 16 Meg x 16 x 8 banks x 1 die | 128M16 |
| – 8 Meg x 32 x 8 banks x 1 die | 64M32 |
| – 8 Meg x 32 x 8 banks x 2 die | 128M32 |
| – 16 Meg x 16 x 8 banks x 4 die | 256M32 |
| – 8 Meg x 32 x 8 banks x 2 die | 64M64 |
| – 8 Meg x 32 x 8 banks x 3 die | 96M64 |
| – 8 Meg x 32 x 8 banks x 4 die | 128M64 |
| – 16 Meg x 16 x 8 banks x 2 die +
8 Meg x 32 x 8 banks x 1 die | 192M32 |
| • Device type | |
| – LPDDR2-S4, 1 die in package | D1 |
| – LPDDR2-S4, 2 die in package | D2 |
| – LPDDR2-S4, 3 die in package | D3 |
| – LPDDR2-S4, 4 die in package | D4 |
| • FBGA “green” package | |
| – 134-ball FBGA (11mm x 11.5mm) | MH |
| – 134-ball FBGA (11.5mm x 11.5mm) | MG |
| – 168-ball FBGA (12mm x 12mm) | KL |
| – 168-ball FBGA (12mm x 12mm) | LE |
| – 168-ball FBGA (12mm x 12mm) | KP |
| – 216-ball FBGA (12mm x 12mm) | KH |
| – 216-ball FBGA (12mm x 12mm) | KJ |
| – 216-ball FBGA (12mm x 12mm) | KU |
| – 220-ball FBGA (14mm x 14mm) | MP |
| – 220-ball FBGA (14mm x 14mm) | LD |
| • Timing – cycle time | |
| – 1.875ns @ RL = 8 | -18 ² |
| – 2.5ns @ RL = 6 | -25 |
| – 3.0ns @ RL = 5 | -3 |
| • Operating temperature range | |
| – From -25°C to +85°C | IT |
| – From -40°C to +105°C | AT |
| • Revision | :A |

Notes:

1. For fast t_{RCD}/t_{RP} , contact factory.
2. For -18 speed grade, contact factory.

Table 2: Single Channel S4 Configuration Addressing

Architecture		128 Meg x 16 Figure 3 (page 16)	64 Meg x 32 Figure 3 (page 16)	128 Meg x 32 Figure 4 (page 17)	192 Meg x 32 Figure 6 (page 19)	256 Meg x 32 Figure 9 (page 22)
Die config- uration	CS0#	16 Meg x 16 x 8 banks	8 Meg x 32 x 8 banks	8 Meg x 32 x 8 banks	16 Meg x 16 x 8 banks x 2	16 Meg x 16 x 8 banks x 2
	CS1#	na	na	8 Meg x 32 x 8 banks	8 Meg x 32 x 8 banks	16 Meg x 16 x 8 banks x 2
Row addressing		16K (A[13:0])	16K (A[13:0])	16K (A[13:0])	16K (A[13:0])	16K (A[13:0])
Column ad- ressing	CS0#	1K (A[9:0])	512 (A[8:0])	512 (A[8:0])	1K (A[9:0])	1K (A[9:0])
	CS1#	na	na	512 (A[8:0])	512 (A[8:0])	1K (A[9:0])
Number of die		1	1	2	3	4
Die per rank (CS#)	CS0#	1	1	1	2	2
	CS1#	0	0	1	1	2
Ranks per channel ¹		1	1	2	2	2

Table 3: Dual Channel S4 Configuration Addressing


Architecture		64 Meg x 64 Figure 5 (page 18)	96 Meg x 64 Figure 8 (page 21)	128 Meg x 64 Figure 7 (page 20)
Die configuration		8 Meg x 32 x 8 banks	8 Meg x 32 x 8 banks	8 Meg x 32 x 8 banks
Row addressing		16K (A[13:0])	16K (A[13:0])	16K (A[13:0])
Column addressing	CS0#	512 (A[8:0])	512 (A[8:0])	512 (A[8:0])
	CS1#	na	512 (A[8:0])	512 (A[8:0])
Number of die		2	3	4
Die per rank (CS#)	CS0#	1	1	1
	CS1#	0	1-chan A, 0-chan B	1
Ranks per channel ¹	Channel A	1	2	2
	Channel B	1	1	2

Note: 1. A channel is a complete LPDRAM interface, including command/address and data pins.

See Package Block Diagrams (page 16) for descriptions of signal connections and die configurations for each respective architecture.

Part Numbering

Figure 1: 2Gb LPDDR2 Part Numbering



FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at www.micron.com/decoder.

In timing diagrams, "CMD" is used as an indicator only. Actual signals occur on CA[9:0].

V_{REF} indicates V_{REFCA} and V_{REFDQ}.

Contents

General Description	11
General Notes	11
I _{DD} Specifications	12
Package Block Diagrams	16
Package Dimensions	23
Ball Assignments and Descriptions	33
Functional Description	39
Power-Up	40
Initialization After RESET (Without Voltage Ramp)	42
Power-Off	42
Uncontrolled Power-Off	43
Mode Register Definition	43
Mode Register Assignments and Definitions	43
ACTIVATE Command	54
8-Bank Device Operation	54
Read and Write Access Modes	55
Burst READ Command	55
READs Interrupted by a READ	62
Burst WRITE Command	62
WRITEs Interrupted by a WRITE	65
BURST TERMINATE Command	65
Write Data Mask	67
PRECHARGE Command	68
READ Burst Followed by PRECHARGE	69
WRITE Burst Followed by PRECHARGE	70
Auto Precharge	71
READ Burst with Auto Precharge	71
WRITE Burst with Auto Precharge	72
REFRESH Command	74
REFRESH Requirements	80
SELF REFRESH Operation	82
Partial-Array Self Refresh – Bank Masking	83
Partial-Array Self Refresh – Segment Masking	84
MODE REGISTER READ	85
Temperature Sensor	87
DQ Calibration	89
MODE REGISTER WRITE Command	91
MRW RESET Command	91
MRW ZQ Calibration Commands	92
ZQ External Resistor Value, Tolerance, and Capacitive Loading	94
Power-Down	94
Deep Power-Down	101
Input Clock Frequency Changes and Stop Events	102
Input Clock Frequency Changes and Clock Stop with CKE LOW	102
Input Clock Frequency Changes and Clock Stop with CKE HIGH	103
NO OPERATION Command	103
Simplified Bus Interface State Diagram	103
Truth Tables	105
Electrical Specifications	113
Absolute Maximum Ratings	113

Input/Output Capacitance	113
Electrical Specifications – I_{DD} Specifications and Conditions	114
AC and DC Operating Conditions	117
AC and DC Logic Input Measurement Levels for Single-Ended Signals	119
V_{REF} Tolerances	120
Input Signal	121
AC and DC Logic Input Measurement Levels for Differential Signals	123
Single-Ended Requirements for Differential Signals	124
Differential Input Crosspoint Voltage	126
Input Slew Rate	127
Output Characteristics and Operating Conditions	127
Single-Ended Output Slew Rate	128
Differential Output Slew Rate	129
HSUL_12 Driver Output Timing Reference Load	131
Output Driver Impedance	131
Output Driver Impedance Characteristics with ZQ Calibration	132
Output Driver Temperature and Voltage Sensitivity	133
Output Impedance Characteristics Without ZQ Calibration	133
Clock Specification	137
$t_{CK}(\text{abs})$, $t_{CH}(\text{abs})$, and $t_{CL}(\text{abs})$	138
Clock Period Jitter	138
Clock Period Jitter Effects on Core Timing Parameters	138
Cycle Time Derating for Core Timing Parameters	139
Clock Cycle Derating for Core Timing Parameters	139
Clock Jitter Effects on Command/Address Timing Parameters	139
Clock Jitter Effects on READ Timing Parameters	139
Clock Jitter Effects on WRITE Timing Parameters	140
Refresh Requirements	141
AC Timing	142
CA and CS# Setup, Hold, and Derating	149
Data Setup, Hold, and Slew Rate Derating	156
Revision History	163
Rev. N, Production – 3/12	163
Rev. M, Production – 10/11	163
Rev. L, Production – 09/11	163
Rev. K, Production – 08/11	163
Rev. J, Production – 05/11	163
Rev. H, Production – 3/11	163
Rev. G, Production – 1/11	163
Rev. F, Advance – 11/10	163
Rev. E, Advance – 09/10	163
Rev. D, Advance – 07/10	163
Rev. C, Advance – 07/10	164
Rev. B, Advance – 03/10	164
Rev. A, Advance – 03/10	164

List of Figures

Figure 1: 2Gb LPDDR2 Part Numbering	3
Figure 2: Typical Self-Refresh Current vs. Temperature	15
Figure 3: Single Rank, Single Channel Package Block Diagram	16
Figure 4: Dual Rank, Single Channel Package Block Diagram	17
Figure 5: Single Rank, Dual Channel Package Block Diagram	18
Figure 6: Dual Rank, Single Channel (3 Die) Package Block Diagram	19
Figure 7: Dual Rank, Dual Channel Package Block Diagram	20
Figure 8: Dual Rank, Dual Channel (3 Die) Package Block Diagram	21
Figure 9: Dual Rank, Single Channel (4 Die) Package Block Diagram	22
Figure 10: 134-Ball FBGA – 11mm x 11.5mm (Package Code MH)	23
Figure 11: 134-Ball FBGA – 11.5mm x 11.5mm (Package Code MG)	24
Figure 12: 168-Ball FBGA – 12mm x 12mm (Package Code KL)	25
Figure 13: 168-Ball FBGA – 12mm x 12mm (Package Code KP)	26
Figure 14: 168-Ball FBGA – 12mm x 12mm (Package Code LE)	27
Figure 15: 216-Ball FBGA – 12mm x 12mm (Package Code KH)	28
Figure 16: 216-Ball FBGA – 12mm x 12mm (Package Code KJ)	29
Figure 17: 216-Ball FBGA – 12mm x 12mm (Package Code KU)	30
Figure 18: 220-Ball FBGA – 14mm x 14mm (Package Code MP)	31
Figure 19: 220-Ball FBGA – 14mm x 14mm (Package Code LD)	32
Figure 20: 134-Ball FBGA (x16, x32)	33
Figure 21: 168-Ball FBGA – 12mm x 12mm Single- and Dual-Die Package (SDP, DDP)	34
Figure 22: 168-Ball FBGA – 12mm x 12mm Triple- and Quad-Die Package (3DP, QDP)	35
Figure 23: 216-Ball 2-Channel FBGA – 12mm x 12mm	36
Figure 24: 220-Ball 2-Channel FBGA – 14mm x 14mm	37
Figure 25: Functional Block Diagram	39
Figure 26: Voltage Ramp and Initialization Sequence	42
Figure 27: ACTIVATE Command	54
Figure 28: t_{FAW} Timing (8-Bank Devices)	55
Figure 29: READ Output Timing – t_{DQSCK} (MAX)	56
Figure 30: READ Output Timing – t_{DQSCK} (MIN)	56
Figure 31: Burst READ – RL = 5, BL = 4, $t_{DQSCK} > t_{CK}$	57
Figure 32: Burst READ – RL = 3, BL = 8, $t_{DQSCK} < t_{CK}$	57
Figure 33: $t_{DQSCKDL}$ Timing	58
Figure 34: $t_{DQSCKDM}$ Timing	59
Figure 35: $t_{DQSCKDS}$ Timing	60
Figure 36: Burst READ Followed by Burst WRITE – RL = 3, WL = 1, BL = 4	61
Figure 37: Seamless Burst READ – RL = 3, BL = 4, $t_{CCD} = 2$	61
Figure 38: READ Burst Interrupt Example – RL = 3, BL = 8, $t_{CCD} = 2$	62
Figure 39: Data Input (WRITE) Timing	63
Figure 40: Burst WRITE – WL = 1, BL = 4	63
Figure 41: Burst WRITE Followed by Burst READ – RL = 3, WL = 1, BL = 4	64
Figure 42: Seamless Burst WRITE – WL = 1, BL = 4, $t_{CCD} = 2$	64
Figure 43: WRITE Burst Interrupt Timing – WL = 1, BL = 8, $t_{CCD} = 2$	65
Figure 44: Burst WRITE Truncated by BST – WL = 1, BL = 16	66
Figure 45: Burst READ Truncated by BST – RL = 3, BL = 16	67
Figure 46: Data Mask Timing	67
Figure 47: Write Data Mask – Second Data Bit Masked	68
Figure 48: READ Burst Followed by PRECHARGE – RL = 3, BL = 8, RU(t_{RTP} (MIN))/ t_{CK} = 2	69
Figure 49: READ Burst Followed by PRECHARGE – RL = 3, BL = 4, RU(t_{RTP} (MIN))/ t_{CK} = 3	70
Figure 50: WRITE Burst Followed by PRECHARGE – WL = 1, BL = 4	71

Figure 51: READ Burst with Auto Precharge – RL = 3, BL = 4, RU(^t RTP(MIN) / ^t CK) = 2	72
Figure 52: WRITE Burst with Auto Precharge – WL = 1, BL = 4	73
Figure 53: Regular Distributed Refresh Pattern	77
Figure 54: Supported Transition from Repetitive REFRESH Burst	78
Figure 55: Non-supported Transition from Repetitive REFRESH Burst	79
Figure 56: Recommended Self Refresh Entry and Exit	80
Figure 57: ^t SRF Definition	81
Figure 58: All-Bank REFRESH Operation	81
Figure 59: Per-Bank REFRESH Operation	82
Figure 60: SELF REFRESH Operation	83
Figure 61: MRR Timing – RL = 3, ^t MRR = 2	85
Figure 62: READ to MRR Timing – RL = 3, ^t MRR = 2	86
Figure 63: Burst WRITE Followed by MRR – RL = 3, WL = 1, BL = 4	87
Figure 64: Temperature Sensor Timing	89
Figure 65: MR32 and MR40 DQ Calibration Timing – RL = 3, ^t MRR = 2	90
Figure 66: MODE REGISTER WRITE Timing – RL = 3, ^t MRW = 5	91
Figure 67: ZQ Timings	93
Figure 68: Power-Down Entry and Exit Timing	95
Figure 69: CKE Intensive Environment	95
Figure 70: REFRESH-to-REFRESH Timing in CKE Intensive Environments	95
Figure 71: READ to Power-Down Entry	96
Figure 72: READ with Auto Precharge to Power-Down Entry	97
Figure 73: WRITE to Power-Down Entry	98
Figure 74: WRITE with Auto Precharge to Power-Down Entry	99
Figure 75: REFRESH Command to Power-Down Entry	100
Figure 76: ACTIVATE Command to Power-Down Entry	100
Figure 77: PRECHARGE Command to Power-Down Entry	100
Figure 78: MRR Command to Power-Down Entry	101
Figure 79: MRW Command to Power-Down Entry	101
Figure 80: Deep Power-Down Entry and Exit Timing	102
Figure 81: Simplified Bus Interface State Diagram	104
Figure 82: V _{REF} DC Tolerance and V _{REF} AC Noise Limits	120
Figure 83: LPDDR2-466 to LPDDR2-1066 Input Signal	121
Figure 84: LPDDR2-200 to LPDDR2-400 Input Signal	122
Figure 85: Differential AC Swing Time and ^t DVAC	123
Figure 86: Single-Ended Requirements for Differential Signals	125
Figure 87: V _{IX} Definition	126
Figure 88: Differential Input Slew Rate Definition for CK, CK#, DQS, and DQS#	127
Figure 89: Single-Ended Output Slew Rate Definition	128
Figure 90: Differential Output Slew Rate Definition	129
Figure 91: Overshoot and Undershoot Definition	130
Figure 92: HSUL_12 Driver Output Reference Load for Timing and Slew Rate	131
Figure 93: Output Driver	132
Figure 94: Output Impedance = 240 Ohms, I-V Curves After ZQRESET	135
Figure 95: Output Impedance = 240 Ohms, I-V Curves After Calibration	136
Figure 96: Command Input Setup and Hold Timing	149
Figure 97: Typical Slew Rate and ^t VAC – ^t IS for CA and CS# Relative to Clock	152
Figure 98: Typical Slew Rate – ^t IH for CA and CS# Relative to Clock	153
Figure 99: Tangent Line – ^t IS for CA and CS# Relative to Clock	154
Figure 100: Tangent Line – ^t IH for CA and CS# Relative to Clock	155
Figure 101: Typical Slew Rate and ^t VAC – ^t DS for DQ Relative to Strobe	159
Figure 102: Typical Slew Rate – ^t DH for DQ Relative to Strobe	160



2Gb: x16, x32 Mobile LPDDR2 SDRAM S4 Features

Figure 103: Tangent Line – t_{DS} for DQ with Respect to Strobe	161
Figure 104: Tangent Line – t_{DH} for DQ with Respect to Strobe	162

List of Tables

Table 1: Key Timing Parameters	1
Table 2: Single Channel S4 Configuration Addressing	2
Table 3: Dual Channel S4 Configuration Addressing	2
Table 4: 128 Meg x 16 I _{DD} Specifications	12
Table 5: 64 Meg x 32 I _{DD} Specifications	13
Table 6: I _{DD6} Partial-Array Self Refresh Current	15
Table 7: Ball/Pad Descriptions	38
Table 8: Initialization Timing Parameters	42
Table 9: Power-Off Timing	43
Table 10: Mode Register Assignments	44
Table 11: MR0 Device Information (MA[7:0] = 00h)	45
Table 12: MR0 Op-Code Bit Definitions	45
Table 13: MR1 Device Feature 1 (MA[7:0] = 01h)	45
Table 14: MR1 Op-Code Bit Definitions	45
Table 15: Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC)	46
Table 16: No-Wrap Restrictions	47
Table 17: MR2 Device Feature 2 (MA[7:0] = 02h)	47
Table 18: MR2 Op-Code Bit Definitions	48
Table 19: MR3 I/O Configuration 1 (MA[7:0] = 03h)	48
Table 20: MR3 Op-Code Bit Definitions	48
Table 21: MR4 Device Temperature (MA[7:0] = 04h)	48
Table 22: MR4 Op-Code Bit Definitions	49
Table 23: MR5 Basic Configuration 1 (MA[7:0] = 05h)	49
Table 24: MR5 Op-Code Bit Definitions	49
Table 25: MR6 Basic Configuration 2 (MA[7:0] = 06h)	49
Table 26: MR6 Op-Code Bit Definitions	50
Table 27: MR7 Basic Configuration 3 (MA[7:0] = 07h)	50
Table 28: MR7 Op-Code Bit Definitions	50
Table 29: MR8 Basic Configuration 4 (MA[7:0] = 08h)	50
Table 30: MR8 Op-Code Bit Definitions	50
Table 31: MR9 Test Mode (MA[7:0] = 09h)	51
Table 32: MR10 Calibration (MA[7:0] = 0Ah)	51
Table 33: MR10 Op-Code Bit Definitions	51
Table 34: MR[11:15] Reserved (MA[7:0] = 0Bh–0Fh)	51
Table 35: MR16 PASR Bank Mask (MA[7:0] = 010h)	51
Table 36: MR16 Op-Code Bit Definitions	51
Table 37: MR17 PASR Segment Mask (MA[7:0] = 011h)	52
Table 38: MR17 PASR Segment Mask Definitions	52
Table 39: MR17 PASR Row Address Ranges in Masked Segments	52
Table 40: Reserved Mode Registers	52
Table 41: MR63 RESET (MA[7:0] = 3Fh) – MRW Only	53
Table 42: Bank Selection for PRECHARGE by Address Bits	69
Table 43: PRECHARGE and Auto Precharge Clarification	73
Table 44: REFRESH Command Scheduling Separation Requirements	75
Table 45: Bank and Segment Masking Example	84
Table 46: Temperature Sensor Definitions and Operating Conditions	88
Table 47: Data Calibration Pattern Description	90
Table 48: Truth Table for MRR and MRW	91
Table 49: Command Truth Table	105
Table 50: CKE Truth Table	106

Table 51: Current State Bank n to Command to Bank n Truth Table	107
Table 52: Current State Bank n to Command to Bank m Truth Table	109
Table 53: DM Truth Table	112
Table 54: Absolute Maximum DC Ratings	113
Table 55: Input/Output Capacitance	113
Table 56: Switching for CA Input Signals	114
Table 57: Switching for I_{DD4R}	115
Table 58: Switching for I_{DD4W}	115
Table 59: I_{DD} Specification Parameters and Operating Conditions	115
Table 60: Recommended DC Operating Conditions	117
Table 61: Input Leakage Current	118
Table 62: Operating Temperature Range	118
Table 63: Single-Ended AC and DC Input Levels for CA and CS# Inputs	119
Table 64: Single-Ended AC and DC Input Levels for CKE	119
Table 65: Single-Ended AC and DC Input Levels for DQ and DM	119
Table 66: Differential AC and DC Input Levels	123
Table 67: CK/CK# and DQS/DQS# Time Requirements Before Ringback ('DVAC)	124
Table 68: Single-Ended Levels for CK, CK#, DQS, DQS#	125
Table 69: Crosspoint Voltage for Differential Input Signals (CK, CK#, DQS, DQS#)	126
Table 70: Differential Input Slew Rate Definition	127
Table 71: Single-Ended AC and DC Output Levels	127
Table 72: Differential AC and DC Output Levels	128
Table 73: Single-Ended Output Slew Rate Definition	128
Table 74: Single-Ended Output Slew Rate	128
Table 75: Differential Output Slew Rate Definition	129
Table 76: Differential Output Slew Rate	129
Table 77: AC Overshoot/Uundershoot Specification	130
Table 78: Output Driver DC Electrical Characteristics with ZQ Calibration	132
Table 79: Output Driver Sensitivity Definition	133
Table 80: Output Driver Temperature and Voltage Sensitivity	133
Table 81: Output Driver DC Electrical Characteristics Without ZQ Calibration	133
Table 82: I-V Curves	134
Table 83: Definitions and Calculations	137
Table 84: $t_{CK}(\text{abs})$, $t_{CH}(\text{abs})$, and $t_{CL}(\text{abs})$ Definitions	138
Table 85: Refresh Requirement Parameters (Per Density)	141
Table 86: AC Timing	142
Table 87: CA and CS# Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)	150
Table 88: CA and CS# Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)	150
Table 89: Derating Values for AC/DC-Based t_{IS}/t_{IH} (AC220)	150
Table 90: Derating Values for AC/DC-Based t_{IS}/t_{IH} (AC300)	151
Table 91: Required Time for Valid Transition – $t_{VAC} > V_{IH(AC)}$ and $< V_{IL(AC)}$	151
Table 92: Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)	156
Table 93: Data Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)	157
Table 94: Derating Values for AC/DC-Based t_{DS}/t_{DH} (AC220)	157
Table 95: Derating Values for AC/DC-Based t_{DS}/t_{DH} (AC300)	157
Table 96: Required Time for Valid Transition – $t_{VAC} > V_{IH(AC)}$ or $< V_{IL(AC)}$	158

General Description

The 2Gb Mobile Low-Power DDR2 SDRAM (LPDDR2) is a high-speed CMOS, dynamic random-access memory containing 2,147,483,648 bits. The LPDDR2-S4 device is internally configured as an eight-bank DRAM. Each of the x16's 268,435,456-bit banks is organized as 16,384 rows by 1024 columns by 16 bits. Each of the x32's 268,435,456-bit banks is organized as 16,384 rows by 512 columns by 32 bits.

General Notes

Throughout the data sheet, figures and text refer to DQs as "DQ." DQ should be interpreted as any or all DQ collectively, unless specifically stated otherwise.

"DQS" and "CK" should be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise. "BA" includes all BA pins used for a given density.

Complete functionality may be described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.

I_{DD} Specifications

Table 4: 128 Meg x 16 I_{DD} Specifications

V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14–1.30V; V_{DD1} = 1.70–1.95V

Parameter	Supply	Speed Grade			Unit
		-18	-25	-3	
I _{DD01}	V _{DD1}	20	20	20	mA
I _{DD02}	V _{DD2}	65	50	47	
I _{DD0,in}	V _{DDCA} + V _{DDQ}	6	6	6	
I _{DD2P1}	V _{DD1}	500	500	500	µA
I _{DD2P2}	V _{DD2}	1600	1600	1600	
I _{DD2P,in}	V _{DDCA} + V _{DDQ}	100	100	100	
I _{DD2PS1}	V _{DD1}	500	500	500	µA
I _{DD2PS2}	V _{DD2}	1600	1600	1600	
I _{DD2PS,in}	V _{DDCA} + V _{DDQ}	100	100	100	
I _{DD2N1}	V _{DD1}	1.7	1.7	1.7	mA
I _{DD2N2}	V _{DD2}	16	15	15	
I _{DD2N,in}	V _{DDCA} + V _{DDQ}	6	6	6	
I _{DD2NS1}	V _{DD1}	1.7	1.7	1.7	mA
I _{DD2NS2}	V _{DD2}	16	15	15	
I _{DD2NS,in}	V _{DDCA} + V _{DDQ}	6	6	6	
I _{DD3P1}	V _{DD1}	1200	1200	1200	µA
I _{DD3P2}	V _{DD2}	4	4	4	mA
I _{DD3P,in}	V _{DDCA} + V _{DDQ}	120	120	120	µA
I _{DD3PS1}	V _{DD1}	1200	1200	1200	µA
I _{DD3PS2}	V _{DD2}	4	4	4	mA
I _{DD3PS,in}	V _{DDCA} + V _{DDQ}	120	120	120	µA
I _{DD3N1}	V _{DD1}	1.2	1.2	1.2	mA
I _{DD3N2}	V _{DD2}	24	23	23	
I _{DD3N,in}	V _{DDCA} + V _{DDQ}	6	6	6	
I _{DD3NS1}	V _{DD1}	1.2	1.2	1.2	mA
I _{DD3NS2}	V _{DD2}	24	23	23	
I _{DD3NS,in}	V _{DDCA} + V _{DDQ}	6	6	6	
I _{DD4R1}	V _{DD1}	5	5	5	mA
I _{DD4R2}	V _{DD2}	220	210	200	
I _{DD4R,in}	V _{DDCA}	6	6	6	
I _{DD4W1}	V _{DD1}	10	10	10	mA
I _{DD4W2}	V _{DD2}	180	175	175	
I _{DD4W,in}	V _{DDCA} + V _{DDQ}	28	28	28	

Table 4: 128 Meg x 16 I_{DD} Specifications (Continued)

V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14–1.30V; V_{DD1} = 1.70–1.95V

Parameter	Supply	Speed Grade			Unit
		-18	-25	-3	
I _{DD51}	V _{DD1}	15	15	15	mA
I _{DD52}	V _{DD2}	130	130	130	
I _{DD5,in}	V _{DDCA} + V _{DDQ}	6	6	6	
I _{DD5PB1}	V _{DD1}	5	5	5	mA
I _{DD5PB2}	V _{DD2}	18	18	18	
I _{DD5PB,in}	V _{DDCA} + V _{DDQ}	6	6	6	
I _{DD5AB1}	V _{DD1}	5	5	5	mA
I _{DD5AB2}	V _{DD2}	18	18	18	
I _{DD5AB,in}	V _{DDCA} + V _{DDQ}	6	6	6	
I _{DD61}	V _{DD1}	1200	1200	1200	μA
I _{DD62}	V _{DD2}	2500	2500	2500	
I _{DD6,in}	V _{DDCA} + V _{DDQ}	100	100	100	
I _{DD81}	V _{DD1}	7.5	7.5	7.5	μA
I _{DD82}	V _{DD2}	30	30	30	
I _{DD8,in}	V _{DDCA} + V _{DDQ}	15	15	15	

Table 5: 64 Meg x 32 I_{DD} Specifications

V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14–1.30V; V_{DD1} = 1.70–1.95V


Parameter	Supply	Speed Grade			Unit
		-18	-25	-3	
I _{DD01}	V _{DD1}	20	20	20	mA
I _{DD02}	V _{DD2}	65	50	47	
I _{DD0,in}	V _{DDCA} + V _{DDQ}	6	6	6	
I _{DD2P1}	V _{DD1}	500	500	500	μA
I _{DD2P2}	V _{DD2}	1600	1600	1600	
I _{DD2P,in}	V _{DDCA} + V _{DDQ}	100	100	100	
I _{DD2PS1}	V _{DD1}	500	500	500	μA
I _{DD2PS2}	V _{DD2}	1600	1600	1600	
I _{DD2PS,in}	V _{DDCA} + V _{DDQ}	100	100	100	
I _{DD2N1}	V _{DD1}	1.7	1.7	1.7	mA
I _{DD2N2}	V _{DD2}	16	15	15	mA
I _{DD2N,in}	V _{DDCA} + V _{DDQ}	6	6	6	mA
I _{DD2NS1}	V _{DD1}	1.7	1.7	1.7	mA
I _{DD2NS2}	V _{DD2}	16	15	15	
I _{DD2NS,in}	V _{DDCA} + V _{DDQ}	6	6	6	
I _{DD3P1}	V _{DD1}	1200	1200	1200	μA

Table 5: 64 Meg x 32 I_{DD} Specifications (Continued)
 $V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14\text{--}1.30V; V_{DD1} = 1.70\text{--}1.95V$

Parameter	Supply	Speed Grade			Unit
		-18	-25	-3	
I _{DD3P2}	V _{DD2}	4	4	4	mA
I _{DD3P,in}	V _{DDCA} + V _{DDQ}	120	120	120	µA
I _{DD3PS1}	V _{DD1}	1200	1200	1200	µA
I _{DD3PS2}	V _{DD2}	4	4	4	mA
I _{DD3PS,in}	V _{DDCA} + V _{DDQ}	120	120	120	µA
I _{DD3N1}	V _{DD1}	1.2	1.2	1.2	mA
I _{DD3N2}	V _{DD2}	24	23	23	mA
I _{DD3N,in}	V _{DDCA} + V _{DDQ}	6	6	6	
I _{DD3NS1}	V _{DD1}	1.2	1.2	1.2	mA
I _{DD3NS2}	V _{DD2}	24	23	23	
I _{DD3NS,in}	V _{DDCA} + V _{DDQ}	6	6	6	mA
I _{DD4R1}	V _{DD1}	5	5	5	
I _{DD4R2}	V _{DD2}	220	210	200	mA
I _{DD4R,in}	V _{DDCA}	6	6	6	
I _{DD4W1}	V _{DD1}	10	10	10	mA
I _{DD4W2}	V _{DD2}	185	175	175	
I _{DD4W,in}	V _{DDCA} + V _{DDQ}	28	28	28	mA
I _{DD51}	V _{DD1}	15	15	15	
I _{DD52}	V _{DD2}	130	130	130	mA
I _{DD5,in}	V _{DDCA} + V _{DDQ}	6	6	6	
I _{DD5PB1}	V _{DD1}	5	5	5	mA
I _{DD5PB2}	V _{DD2}	18	18	18	
I _{DD5PB,in}	V _{DDCA} + V _{DDQ}	6	6	6	mA
I _{DDAB1}	V _{DD1}	5	5	5	
I _{DD5AB2}	V _{DD2}	18	18	18	mA
I _{DD5AB,in}	V _{DDCA} + V _{DDQ}	6	6	6	
I _{DD61}	V _{DD1}	1200	1200	1200	µA
I _{DD62}	V _{DD2}	2500	2500	2500	
I _{DD6,in}	V _{DDCA} + V _{DDQ}	100	100	100	µA
I _{DD81}	V _{DD1}	7.5	7.5	7.5	
I _{DD82}	V _{DD2}	30	30	30	µA
I _{DD8,in}	V _{DDCA} + V _{DDQ}	15	15	15	

Table 6: I_{DD6} Partial-Array Self Refresh Current
 $V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14\text{--}1.30V; V_{DD1} = 1.70\text{--}1.95V$

PASR	Supply	Value	Unit
Full array	V_{DD1}	1200	μA
	V_{DD2}	2500	
	V_{DDi}	75	
1/2 array	V_{DD1}	1000	μA
	V_{DD2}	2000	
	V_{DDi}	75	
1/4 array	V_{DD1}	900	μA
	V_{DD2}	1700	
	V_{DDi}	75	
1/8 array	V_{DD1}	900	μA
	V_{DD2}	1500	
	V_{DDi}	75	

Figure 2: Typical Self-Refresh Current vs. Temperature


Package Block Diagrams

Figure 3: Single Rank, Single Channel Package Block Diagram





Figure 4: Dual Rank, Single Channel Package Block Diagram



Note: 1. For the 168-ball JEDEC PoP ballout employing only a single ZQ connection, the RZQ resistor is connected to ZQ.


Figure 5: Single Rank, Dual Channel Package Block Diagram



Figure 6: Dual Rank, Single Channel (3 Die) Package Block Diagram



Figure 7: Dual Rank, Dual Channel Package Block Diagram





Figure 8: Dual Rank, Dual Channel (3 Die) Package Block Diagram


Figure 9: Dual Rank, Single Channel (4 Die) Package Block Diagram



Package Dimensions

Figure 10: 134-Ball FBGA – 11mm x 11.5mm (Package Code MH)




- Notes:
1. All dimensions are in millimeters.
 2. Solder ball material: LF35 (98.25% Sn, 1.2% Ag, 0.5% Cu, 0.05% Ni).

Figure 11: 134-Ball FBGA – 11.5mm x 11.5mm (Package Code MG)



Notes: 1. All dimensions are in millimeters.
2. Solder ball material: LF35 (98.25% Sn, 1.2% Ag, 0.5% Cu, 0.05% Ni).

Figure 12: 168-Ball FBGA – 12mm x 12mm (Package Code KL)



Notes:

1. All dimensions are in millimeters.
2. Solder ball material: SAC105 (98.5% Sn, 1% Ag, 0.5% Cu).