



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

RLDRAM 3

MT44K32M18 – 2 Meg x 18 x 16 Banks

MT44K16M36 – 1 Meg x 36 x 16 Banks

Features

- 1066 MHz DDR operation (2133 Mb/s/ball data rate)
- 76.8 Gb/s peak bandwidth (x36 at 1066 MHz clock frequency)
- Organization
 - 32 Meg x 18, and 16 Meg x 36 common I/O (CIO)
 - 16 banks
- 1.2V center-terminated push/pull I/O
- 2.5VV_{EXT}, 1.35VV_{DD}, 1.2VV_{DDQ} I/O
- Reduced cycle time (t_{RC} (MIN) = 8 - 12ns)
- SDR addressing
- Programmable READ/WRITE latency (RL/WL) and burst length
- Data mask for WRITE commands
- Differential input clocks (CK, CK#)
- Free-running differential input data clocks (DK_x, DK_x#) and output data clocks (QK_x, QK_x#)
- On-die DLL generates CK edge-aligned data and differential output data clock signals
- 64ms refresh (128K refresh per 64ms)
- 168-ball FBGA package
- 40Ω or 60Ω matched impedance outputs
- Integrated on-die termination (ODT)
- Single or multibank writes
- Extended operating range (200–1066 MHz)
- READ training register
- Multiplexed and non-multiplexed addressing capabilities
- Mirror function
- Output driver and ODT calibration
- JTAG interface (IEEE 1149.1-2001)


Options¹

- | Options ¹ | Marking |
|---|--|
| • Clock cycle and t_{RC} timing <ul style="list-style-type: none"> – 0.93ns and t_{RC} (MIN) = 8ns (RL3-2133) – 0.93ns and t_{RC} (MIN) = 10ns (RL3-2133) – 1.07ns and t_{RC} (MIN) = 8ns (RL3-1866) – 1.07ns and t_{RC} (MIN) = 10ns (RL3-1866) – 1.25ns and t_{RC} (MIN) = 8ns (RL3-1600) – 1.25ns and t_{RC} (MIN) = 10ns (RL3-1600) – 1.25ns and t_{RC} (MIN) = 12ns (RL3-1600) | -093E -093 -107E -107 -125F -125E -125 |
| • Configuration <ul style="list-style-type: none"> – 32 Meg x 18 – 16 Meg x 36 | 32M18 16M36 |
| • Operating temperature <ul style="list-style-type: none"> – Commercial (T_C = 0° to +95°C) – Industrial (T_C = -40°C to +95°C) | None IT |
| • Package <ul style="list-style-type: none"> – 168-ball FBGA – 168-ball FBGA (Pb-free) | PA ² RB |
| • Revision | :A |

Notes:

1. Not all options listed can be combined to define an offered product. Use the part catalog search on www.micron.com for available offerings.
2. Consult factory.

Figure 1: 576Mb RLDRAM® 3 Part Numbers



BGA Part Marking Decoder

Due to space limitations, BGA-packaged components have an abbreviated part marking that is different from the part number. Micron's BGA Part Marking Decoder is available on Micron's Web site at www.micron.com.

Contents

| | |
|--|----|
| General Description | 8 |
| General Notes | 8 |
| State Diagram | 9 |
| Functional Block Diagrams | 10 |
| Ball Assignments and Descriptions | 12 |
| Package Dimensions | 16 |
| Electrical Characteristics – I _{DD} Specifications | 17 |
| Electrical Specifications – Absolute Ratings and I/O Capacitance | 21 |
| Absolute Maximum Ratings | 21 |
| Input/Output Capacitance | 21 |
| AC and DC Operating Conditions | 22 |
| AC Overshoot/Uncertain Specifications | 24 |
| Slew Rate Definitions for Single-Ended Input Signals | 27 |
| Slew Rate Definitions for Differential Input Signals | 29 |
| ODT Characteristics | 30 |
| ODT Resistors | 30 |
| ODT Sensitivity | 32 |
| Output Driver Impedance | 33 |
| Output Driver Sensitivity | 35 |
| Output Characteristics and Operating Conditions | 36 |
| Reference Output Load | 39 |
| Slew Rate Definitions for Single-Ended Output Signals | 40 |
| Slew Rate Definitions for Differential Output Signals | 41 |
| Speed Bin Tables | 42 |
| AC Electrical Characteristics | 44 |
| Temperature and Thermal Impedance Characteristics | 49 |
| Command and Address Setup, Hold, and Derating | 51 |
| Data Setup, Hold, and Derating | 57 |
| Commands | 63 |
| MODE REGISTER SET (MRS) Command | 64 |
| Mode Register 0 (MR0) | 65 |
| ^t RC | 66 |
| Data Latency | 66 |
| DLL Enable/Disable | 66 |
| Address Multiplexing | 66 |
| Mode Register 1 (MR1) | 68 |
| Output Drive Impedance | 68 |
| DQ On-Die Termination (ODT) | 68 |
| DLL Reset | 68 |
| ZQ Calibration | 69 |
| ZQ Calibration Long | 70 |
| ZQ Calibration Short | 70 |
| AUTO REFRESH Protocol | 71 |
| Burst Length (BL) | 71 |
| Mode Register 2 (MR2) | 73 |
| READ Training Register (RTR) | 73 |
| WRITE Protocol | 75 |
| WRITE Command | 75 |
| Multibank WRITE | 76 |
| READ Command | 76 |

| | |
|---|-----|
| AUTO REFRESH Command | 78 |
| INITIALIZATION Operation | 80 |
| WRITE Operation | 83 |
| READ Operation | 87 |
| AUTO REFRESH Operation | 90 |
| Multiplexed Address Mode | 93 |
| Data Latency in Multiplexed Address Mode | 98 |
| REFRESH Command in Multiplexed Address Mode | 98 |
| Mirror Function | 102 |
| RESET Operation | 102 |
| IEEE 1149.1 Serial Boundary Scan (JTAG) | 103 |
| Disabling the JTAG Feature | 103 |
| Test Access Port (TAP) | 103 |
| TAP Controller | 104 |
| Performing a TAP RESET | 106 |
| TAP Registers | 106 |
| TAP Instruction Set | 107 |

List of Figures

| | |
|---|----|
| Figure 1: 576Mb RLDRAM® 3 Part Numbers | 2 |
| Figure 2: Simplified State Diagram | 9 |
| Figure 3: 32 Meg x 18 Functional Block Diagram | 10 |
| Figure 4: 16 Meg x 36 Functional Block Diagram | 11 |
| Figure 5: 168-Ball FBGA | 16 |
| Figure 6: Single-Ended Input Signal | 23 |
| Figure 7: Overshoot | 24 |
| Figure 8: Undershoot | 24 |
| Figure 9: V_{IX} for Differential Signals | 25 |
| Figure 10: Single-Ended Requirements for Differential Signals | 26 |
| Figure 11: Definition of Differential AC Swing and ΔV_{AC} | 26 |
| Figure 12: Nominal Slew Rate Definition for Single-Ended Input Signals | 28 |
| Figure 13: Nominal Differential Input Slew Rate Definition for CK, CK#, DKx, and DKx# | 29 |
| Figure 14: ODT Levels and I-V Characteristics | 30 |
| Figure 15: Output Driver | 33 |
| Figure 16: DQ Output Signal | 38 |
| Figure 17: Differential Output Signal | 39 |
| Figure 18: Reference Output Load for AC Timing and Output Slew Rate | 39 |
| Figure 19: Nominal Slew Rate Definition for Single-Ended Output Signals | 40 |
| Figure 20: Nominal Differential Output Slew Rate Definition for QKx, QKx# | 41 |
| Figure 21: Example Temperature Test Point Location | 50 |
| Figure 22: Nominal Slew Rate and ΔV_{AC} for tIS (Command and Address - Clock) | 53 |
| Figure 23: Nominal Slew Rate for tIH (Command and Address - Clock) | 54 |
| Figure 24: Tangent Line for tIS (Command and Address - Clock) | 55 |
| Figure 25: Tangent Line for tIH (Command and Address - Clock) | 56 |
| Figure 26: Nominal Slew Rate and ΔV_{AC} for tDS (DQ - Strobe) | 59 |
| Figure 27: Nominal Slew Rate for tDH (DQ - Strobe) | 60 |
| Figure 28: Tangent Line for tDS (DQ - Strobe) | 61 |
| Figure 29: Tangent Line for tDH (DQ - Strobe) | 62 |
| Figure 30: MRS Command Protocol | 64 |
| Figure 31: MR0 Definition for Non-Multiplexed Address Mode | 65 |
| Figure 32: MR1 Definition for Non-Multiplexed Address Mode | 68 |
| Figure 33: ZQ Calibration Timing (ZQCL and ZQCS) | 70 |
| Figure 34: Read Burst Lengths | 72 |
| Figure 35: MR2 Definition for Non-Multiplexed Address Mode | 73 |
| Figure 36: READ Training Function - Back-to-Back Readout | 74 |
| Figure 37: WRITE Command | 75 |
| Figure 38: READ Command | 77 |
| Figure 39: Bank Address-Controlled AUTO REFRESH Command | 78 |
| Figure 40: Multibank AUTO REFRESH Command | 79 |
| Figure 41: Power-Up/Initialization Sequence | 81 |
| Figure 42: WRITE Burst | 83 |
| Figure 43: Consecutive WRITE Bursts | 84 |
| Figure 44: WRITE-to-READ | 84 |
| Figure 45: WRITE - DM Operation | 85 |
| Figure 46: Consecutive Quad Bank WRITE Bursts | 86 |
| Figure 47: Interleaved READ and Quad Bank WRITE Bursts | 86 |
| Figure 48: Basic READ Burst | 87 |
| Figure 49: Consecutive READ Bursts (BL = 2) | 88 |
| Figure 50: Consecutive READ Bursts (BL = 4) | 88 |

| | |
|---|-----|
| Figure 51: READ-to-WRITE (BL = 2) | 89 |
| Figure 52: Read Data Valid Window | 89 |
| Figure 53: Bank Address-Controlled AUTO REFRESH Cycle | 90 |
| Figure 54: Multibank AUTO REFRESH Cycle | 90 |
| Figure 55: READ Burst with ODT | 91 |
| Figure 56: READ-NOP-READ with ODT | 92 |
| Figure 57: Command Description in Multiplexed Address Mode | 93 |
| Figure 58: Power-Up/Initialization Sequence in Multiplexed Address Mode | 94 |
| Figure 59: MR0 Definition for Multiplexed Address Mode | 95 |
| Figure 60: MR1 Definition for Multiplexed Address Mode | 96 |
| Figure 61: MR2 Definition for Multiplexed Address Mode | 97 |
| Figure 62: Bank Address-Controlled AUTO REFRESH Operation with Multiplexed Addressing | 98 |
| Figure 63: Multibank AUTO REFRESH Operation with Multiplexed Addressing | 98 |
| Figure 64: Consecutive WRITE Bursts with Multiplexed Addressing | 99 |
| Figure 65: WRITE-to-READ with Multiplexed Addressing | 100 |
| Figure 66: Consecutive READ Bursts with Multiplexed Addressing | 100 |
| Figure 67: READ-to-WRITE with Multiplexed Addressing | 101 |
| Figure 68: TAP Controller State Diagram | 105 |
| Figure 69: TAP Controller Functional Block Diagram | 105 |
| Figure 70: JTAG Operation - Loading Instruction Code and Shifting Out Data | 108 |
| Figure 71: TAP Timing | 109 |

List of Tables

| | |
|--|-----|
| Table 1: 32 Meg x 18 Ball Assignments – 168-Ball FBGA (Top View) | 12 |
| Table 2: 16 Meg x 36 Ball Assignments – 168-Ball FBGA (Top View) | 13 |
| Table 3: Ball Descriptions | 14 |
| Table 4: I_{DD} Operating Conditions and Maximum Limits | 17 |
| Table 5: Absolute Maximum Ratings | 21 |
| Table 6: Input/Output Capacitance | 21 |
| Table 7: DC Electrical Characteristics and Operating Conditions | 22 |
| Table 8: Input AC Logic Levels | 22 |
| Table 9: Control and Address Balls | 24 |
| Table 10: Clock, Data, Strobe, and Mask Balls | 24 |
| Table 11: Differential Input Operating Conditions (CK, CK# and DKx, DKx#) | 25 |
| Table 12: Allowed Time Before Ringback (t_{DVAC}) for CK, CK#, DKx, and DKx# | 27 |
| Table 13: Single-Ended Input Slew Rate Definition | 27 |
| Table 14: Differential Input Slew Rate Definition | 29 |
| Table 15: ODT DC Electrical Characteristics | 30 |
| Table 16: R_{TT} Effective Impedances | 31 |
| Table 17: ODT Sensitivity Definition | 32 |
| Table 18: ODT Temperature and Voltage Sensitivity | 32 |
| Table 19: Driver Pull-Up and Pull-Down Impedance Calculations | 34 |
| Table 20: Output Driver Sensitivity Definition | 35 |
| Table 21: Output Driver Voltage and Temperature Sensitivity | 35 |
| Table 22: Single-Ended Output Driver Characteristics | 36 |
| Table 23: Differential Output Driver Characteristics | 37 |
| Table 24: Single-Ended Output Slew Rate Definition | 40 |
| Table 25: Differential Output Slew Rate Definition | 41 |
| Table 26: RL3 2133/1866 Speed Bins | 42 |
| Table 27: RL3 1600 Speed Bins | 43 |
| Table 28: AC Electrical Characteristics | 44 |
| Table 29: Temperature Limits | 49 |
| Table 30: Thermal Impedance | 49 |
| Table 31: Command and Address Setup and Hold Values Referenced at 1 V/ns – AC/DC-Based | 51 |
| Table 32: Derating Values for Ψ_{IS}/Ψ_{IH} – AC150/DC100-Based | 52 |
| Table 33: Minimum Required Time t_{VAC} Above $V_{IH(AC)}$ (or Below $V_{IL(AC)}$) for Valid Transition | 52 |
| Table 34: Data Setup and Hold Values at 1 V/ns (DKx, DKx# at 2V/ns) – AC/DC-Based | 57 |
| Table 35: Derating Values for Ψ_{DS}/Ψ_{DH} – AC150/DC100-Based | 58 |
| Table 36: Minimum Required Time t_{VAC} Above $V_{IH(AC)}$ (or Below $V_{IL(AC)}$) for Valid Transition | 58 |
| Table 37: Command Descriptions | 63 |
| Table 38: Command Table | 63 |
| Table 39: t_{RC_MRS} values | 66 |
| Table 40: Address Widths of Different Burst Lengths | 71 |
| Table 41: Address Mapping in Multiplexed Address Mode | 97 |
| Table 42: 32 Meg x 18 Ball Assignments with MF Ball Tied HIGH | 102 |
| Table 43: TAP Input AC Logic Levels | 109 |
| Table 44: TAP AC Electrical Characteristics | 109 |
| Table 45: TAP DC Electrical Characteristics and Operating Conditions | 110 |
| Table 46: Identification Register Definitions | 110 |
| Table 47: Scan Register Sizes | 111 |
| Table 48: Instruction Codes | 111 |
| Table 49: Boundary Scan (Exit) | 111 |

General Description

The Micron® RLDRAM® 3 is a high-speed memory device designed for high-bandwidth data storage—telecommunications, networking, cache applications, etc. The chip's 16-bank architecture is optimized for sustainable high-speed operation.

The DDR I/O interface transfers two data bits per clock cycle at the I/O balls. Output data is referenced to the READ strobes.

Commands, addresses, and control signals are also registered at every positive edge of the differential input clock, while input data is registered at both positive and negative edges of the input data strobes.

Read and write accesses to the RL3 device are burst-oriented. The burst length (BL) is programmable to 2, 4, or 8 by a setting in the mode register.

The device is supplied with 1.35V for the core and 1.2V for the output drivers. The 2.5V supply is used for an internal supply.

Bank-scheduled refresh is supported with the row address generated internally.


The 168-ball FBGA package is used to enable ultra-high-speed data transfer rates.

General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation.
- Any functionality not specifically stated is considered undefined, illegal, and not supported, and can result in unknown operation.
- Nominal conditions are assumed for specifications not defined within the figures shown in this data sheet.
- Throughout this data sheet, the terms "RLDRAM," "DRAM," and "RLDRAM 3" are all used interchangeably and refer to the RLDRAM 3 SDRAM device.
- References to DQ, DK, QK, DM, and QVLD are to be interpreted as each group collectively, unless specifically stated otherwise. This includes true and complement signals of differential signals.
- Non-multiplexed operation is assumed if not specified as multiplexed.
- A X36 Device supplies four QK/QK# sets. One per 9 DQs. If a user only wants to use two QK/QK# sets, this is allowed. The user needs to use QK0/QK0# and QK1/QK1#. QK0/QK0# will control DQ[8:0] & DQ[26:18]. QK1/QK1# will control DQ[17:9] & DQ[35:27]. The QK to DQ timing parameter to be used would be t_{QKQ2} , t_{QKQ13} . The unused QK/QK# pins should be left floating.


State Diagram

Figure 2: Simplified State Diagram



Functional Block Diagrams

Figure 3: 32 Meg x 18 Functional Block Diagram




Notes:

1. Example for BL = 2; column address will be reduced with an increase in burst length.
2. $8 = (\text{length of burst}) \times 2^{\text{(number of column addresses to WRITE FIFO and READ logic)}}$.

Functional Block Diagrams

Figure 4: 16 Meg x 36 Functional Block Diagram



Notes:

1. Example for BL = 2; column address will be reduced with an increase in burst length.
2. $4 = (\text{length of burst}) \times 2^{\text{(number of column addresses to WRITE FIFO and READ logic)}}$.

Ball Assignments and Descriptions

Table 1: 32 Meg x 18 Ball Assignments – 168-Ball FBGA (Top View)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
|----------|-----------------------------------|--------------------------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------------------------|
| A | | V _{SS} | V _{DD} | NF | V _{DDQ} | NF | V _{REF} | DQ7 | V _{DDQ} | DQ8 | V _{DD} | V _{SS} | RESET# |
| B | V _{EXT} | V _{SS} | NF | V _{SSQ} | NF | V _{DDQ} | DM0 | V _{DDQ} | DQ5 | V _{SSQ} | DQ6 | V _{SS} | V _{EXT} |
| C | V _{DD} | NF | V _{DDQ} | NF | V _{SSQ} | NF | DK0# | DQ2 | V _{SSQ} | DQ3 | V _{DDQ} | DQ4 | V _{DD} |
| D | A11 | V _{SSQ} | NF | V _{DDQ} | NF | V _{SSQ} | DK0 | V _{SSQ} | QK0 | V _{DDQ} | DQ0 | V _{SSQ} | A13 |
| E | V _{SS} | A0 | V _{SSQ} | NF | V _{DDQ} | NF | MF | QK0# | V _{DDQ} | DQ1 | V _{SSQ} | CS# | V _{SS} |
| F | A7 | NF _(CS1/A20) ¹ | V _{DD} | A2 | A1 | WE# | ZQ | REF# | A3 | A4 | V _{DD} | A5 | A9 |
| G | V _{SS(A21)} ² | A15 | A6 | V _{SS} | BA1 | V _{SS} | CK# | V _{SS} | BA0 | V _{SS} | A8 | A18 | V _{SS (RFU)} ³ |
| H | A19 | V _{DD} | A14 | A16 | V _{DD} | BA3 | CK | BA2 | V _{DD} | A17 | A12 | V _{DD} | A10 |
| J | V _{DDQ} | NF | V _{SSQ} | NF | V _{DDQ} | NF | V _{SS} | QK1# | V _{DDQ} | DQ9 | V _{SSQ} | QVLD | V _{DDQ} |
| K | NF | V _{SSQ} | NF | V _{DDQ} | NF | V _{SSQ} | DK1 | V _{SSQ} | QK1 | V _{DDQ} | DQ10 | V _{SSQ} | DQ11 |
| L | V _{DD} | NF | V _{DDQ} | NF | V _{SSQ} | NF | DK1# | DQ12 | V _{SSQ} | DQ13 | V _{DDQ} | DQ14 | V _{DD} |
| M | V _{EXT} | V _{SS} | NF | V _{SSQ} | NF | V _{DDQ} | DM1 | V _{DDQ} | DQ15 | V _{SSQ} | DQ16 | V _{SS} | V _{EXT} |
| N | V _{SS} | TCK | V _{DD} | TDO | V _{DDQ} | NF | V _{REF} | DQ17 | V _{DDQ} | TDI | V _{DD} | TMS | V _{SS} |

- Notes:
1. F2 is an NF ball for both the X18 & X36 576Mb devices, but is also the Location of CS1 to support the 1Gb x18 DDP device. This same ball has been designated as the location of A20 for the future 2Gb monolithic device. F2 is Internally connected so it can mirror the A5 address signal when MF is asserted HIGH and has parasitic characteristics of an address pin.
 2. G1 is a VSS ball for the 576Mb device, but has been designated as the location of A21 for the future X18 2Gb monolithic device.
 3. G13 is a VSS ball for both X18 & X36 576Mb devices, but has been reserved for future use (RFU) on the 1Gb & 2Gb monolithic devices and will have parasitic characteristics of an address.
 4. NF balls for the x18 configuration are internally connected and have parasitic characteristics of an I/O. Balls may be connected to V_{SSQ}.
 5. MF is assumed to be tied LOW for this ball assignment.

Table 2: 16 Meg x 36 Ball Assignments – 168-Ball FBGA (Top View)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
|----------|----------------------------------|--------------------------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------------------------|
| A | | V _{SS} | V _{DD} | DQ26 | V _{DDQ} | DQ25 | V _{REF} | DQ7 | V _{DDQ} | DQ8 | V _{DD} | V _{SS} | RESET# |
| B | V _{EXT} | V _{SS} | DQ24 | V _{SSQ} | DQ23 | V _{DDQ} | DM0 | V _{DDQ} | DQ5 | V _{SSQ} | DQ6 | V _{SS} | V _{EXT} |
| C | V _{DD} | DQ22 | V _{DDQ} | DQ21 | V _{SSQ} | DQ20 | DK0# | DQ2 | V _{SSQ} | DQ3 | V _{DDQ} | DQ4 | V _{DD} |
| D | A11 | V _{SSQ} | DQ18 | V _{DDQ} | QK2 | V _{SSQ} | DK0 | V _{SSQ} | QK0 | V _{DDQ} | DQ0 | V _{SSQ} | A13 |
| E | V _{SS} | A0 | V _{SSQ} | DQ19 | V _{DDQ} | QK2# | MF | QK0# | V _{DDQ} | DQ1 | V _{SSQ} | CS# | V _{SS} |
| F | A7 | NF _(CS1/A20) ¹ | V _{DD} | A2 | A1 | WE# | ZQ | REF# | A3 | A4 | V _{DD} | A5 | A9 |
| G | V _{SS(NF)} ² | A15 | A6 | V _{SS} | BA1 | V _{SS} | CK# | V _{SS} | BA0 | V _{SS} | A8 | A18 | V _{SS (RFU)} ³ |
| H | NF _(A19) ⁴ | V _{DD} | A14 | A16 | V _{DD} | BA3 | CK | BA2 | V _{DD} | A17 | A12 | V _{DD} | A10 |
| J | V _{DDQ} | QVLD1 | V _{SSQ} | DQ27 | V _{DDQ} | QK3# | V _{SS} | QK1# | V _{DDQ} | DQ9 | V _{SSQ} | QVLD0 | V _{DDQ} |
| K | DQ29 | V _{SSQ} | DQ28 | V _{DDQ} | QK3 | V _{SSQ} | DK1 | V _{SSQ} | QK1 | V _{DDQ} | DQ10 | V _{SSQ} | DQ11 |
| L | V _{DD} | DQ32 | V _{DDQ} | DQ31 | V _{SSQ} | DQ30 | DK1# | DQ12 | V _{SSQ} | DQ13 | V _{DDQ} | DQ14 | V _{DD} |
| M | V _{EXT} | V _{SS} | DQ34 | V _{SSQ} | DQ33 | V _{DDQ} | DM1 | V _{DDQ} | DQ15 | V _{SSQ} | DQ16 | V _{SS} | V _{EXT} |
| N | V _{SS} | TCK | V _{DD} | TDO | V _{DDQ} | DQ35 | V _{REF} | DQ17 | V _{DDQ} | TDI | V _{DD} | TMS | V _{SS} |

- Notes:
1. F2 is an NF ball for both the X18 & X36 576Mb devices, but is also the Location of CS1 to support the 1Gb x18 DDP device. This same ball has been designated as the location of A20 for the future 2Gb monolithic device. F2 is Internally connected so it can mirror the A5 address signal when MF is asserted HIGH and has parasitic characteristics of an address pin.
 2. G1 is a VSS ball for this 576Mb device, but will be an NF ball for the future X36 2Gb monolithic device. The NF ball (A21 for X18 2Gb device) will have parasitic characteristics of an address.
 3. G13 is a VSS ball for both X18 & X36 576Mb devices, but has been reserved for future use (RFU) on the 1Gb & 2Gb monolithic devices and will have parasitic characteristics of an address.
 4. NF ball for x36 configuration is internally connected and has parasitic characteristics of an address (A19 for x18 configuration). Ball may be connected to V_{SSQ}.
 5. MF is assumed to be tied LOW for this ball assignment.

Table 3: Ball Descriptions


| Symbol | Type | Description |
|---------------|-------------|---|
| A[19:0] | Input | Address inputs: A[19:0] define the row and column addresses for READ and WRITE operations. During a MODE REGISTER SET, the address inputs define the register settings along with BA[3:0]. They are sampled at the rising edge of CK. |
| BA[3:0] | Input | Bank address inputs: Select the internal bank to which a command is being applied. |
| CK/CK# | Input | Input clock: CK and CK# are differential input clocks. Addresses and commands are latched on the rising edge of CK. |
| CS# | Input | Chip select: CS# enables the command decoder when LOW and disables it when HIGH. When the command decoder is disabled, new commands are ignored, but internal operations continue. |
| DQ[35:0] | I/O | Data input: The DQ signals form the 36-bit data bus. During READ commands, the data is referenced to both edges of QK. During WRITE commands, the data is sampled at both edges of DK. |
| DKx, DKx# | Input | Input data clock: DKx and DKx# are differential input data clocks. All input data is referenced to both edges of DKx. For the x36 device, DQ[8:0] and DQ[26:18] are referenced to DK0 and DK0#, and DQ[17:9] and DQ[35:27] are referenced to DK1 and DK1#. For the x18 device, DQ[8:0] are referenced to DK0 and DK0#, and DQ[17:9] are referenced to DK1 and DK1#. DKx and DKx# are free-running signals and must always be supplied to the device. |
| DM[1:0] | Input | Input data mask: DM is the input mask signal for WRITE data. Input data is masked when DM is sampled HIGH. DM0 is used to mask the lower byte for the x18 device and DQ[8:0] and DQ[26:18] for the x36 device. DM1 is used to mask the upper byte for the x18 device and DQ[17:9] and DQ[35:27] for the x36 device. Tie DM[1:0] to V _{SS} if not used. |
| TCK | Input | IEEE 1149.1 clock input: This ball must be tied to V _{SS} if the JTAG function is not used. |
| TMS, TDI | Input | IEEE 1149.1 test inputs: These balls may be left as no connects if the JTAG function is not used. |
| WE#, REF# | Input | Command inputs: Sampled at the positive edge of CK, WE# and REF# (together with CS#) define the command to be executed. |
| RESET# | Input | Reset: RESET# is an active LOW CMOS input referenced to V _{SS} . RESET# assertion and deassertion are asynchronous. RESET# is a CMOS input defined with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$. |
| ZQ | Input | External impedance: This signal is used to tune the device's output impedance and ODT. RZQ needs to be 240Ω, where RZQ is a resistor from this signal to ground. |
| QKx, QKx# | Output | Output data clocks: QK and QK# are opposite-polarity output data clocks. They are free-running signals and during READ commands are edge-aligned with the DQs. For the x36 device, QK0, QK0# align with DQ[8:0]; QK1, QK1# align with DQ[17:9]; QK2, QK2# align with DQ[26:18]; QK3, QK3# align with DQ[35:27]. For the x18 device, QK0, QK0# align with DQ[8:0]; QK1, QK1# align with DQ[17:9]. |
| QVLDx | Output | Data valid: The QVLD ball indicates that valid output data will be available on the subsequent rising clock edge. There is a single QVLD ball for the x18 device and two, QVLD0 and QVLD1, for the x36 device. QVLD0 aligns with DQ[17:0]; QVLD1 aligns with DQ[35:18]. |
| MF | Input | Mirror function: The mirror function ball is a DC input used to create mirrored ballouts for simple dual-loaded clamshell mounting. If the ball is tied to V _{SS} , the address and command balls are in their true layout. If the ball is tied to V _{DDQ} , they are in the complement location. MF must be tied HIGH or LOW and cannot be left floating. MF is a CMOS input defined with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$. |

Table 3: Ball Descriptions (Continued)

| Symbol | Type | Description |
|------------------|--------|--|
| TDO | Output | IEEE 1149.1 test output: JTAG output. This ball may be left as no connect if the JTAG function is not used. |
| V _{DD} | Supply | Power supply: 1.35V nominal. See Table 7 (page 22) for range. |
| V _{DDQ} | Supply | DQ power supply: 1.2V nominal. Isolated on the device for improved noise immunity. See Table 7 (page 22) for range. |
| V _{EXT} | Supply | Power supply: 2.5V nominal. See Table 7 (page 22) for range. |
| V _{REF} | Supply | Input reference voltage: V _{DDQ} /2 nominal. Provides a reference voltage for the input buffers. |
| V _{SS} | Supply | Ground. |
| V _{SSQ} | Supply | DQ ground: Isolated on the device for improved noise immunity. |
| NC | – | No connect: These balls are not connected to the DRAM. |
| NF | – | No function: These balls are connected to the DRAM, but provide no functionality. |

Package Dimensions

Figure 5: 168-Ball FBGA



Note: 1. All dimensions are in millimeters.



Electrical Characteristics – I_{DD} Specifications

Table 4: I_{DD} Operating Conditions and Maximum Limits

Notes 1–6 apply to the entire table

| Description | Condition | Symbol | -093E | -093 | -107E | -107 | -125F | -125E | -125 | Units | Notes |
|------------------------------|--|------------------------------------|-------|------|-------|------|-------|-------|------|-------|-------|
| Standby current | t_{CK} = idle; All banks idle; No inputs toggling | I _{SB1} (V_{DD}) x18 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | mA | 7 |
| | | I _{SB1} (V_{DD}) x36 | 125 | 125 | 125 | 125 | 125 | 125 | 125 | | |
| | | I _{SB1} (V_{EXT}) | 30 | 30 | 30 | 30 | 30 | 30 | 30 | | |
| Clock active standby current | CS# = 1; No commands; Bank address incremented and half address/data change once every four clock cycles | I _{SB2} (V_{DD}) x18 | 870 | 870 | 815 | 815 | 725 | 725 | 725 | mA | |
| | | I _{SB2} (V_{DD}) x36 | 895 | 895 | 835 | 835 | 740 | 740 | 740 | | |
| | | I _{SB2} (V_{EXT}) | 30 | 30 | 30 | 30 | 30 | 30 | 30 | | |
| Operational current: BL2 | BL = 2; Sequential bank access; Bank transitions once every t_{RC} ; Half address transitions once every t_{RC} ; Read followed by write sequence; Continuous data during WRITE commands | I _{DD1} (V_{DD}) x18 | 1175 | 1115 | 1100 | 1045 | 990 | 940 | 915 | mA | |
| | | I _{DD1} (V_{DD}) x36 | 1185 | 1125 | 1110 | 1055 | 1000 | 950 | 925 | | |
| | | I _{DD1} (V_{EXT}) | 35 | 35 | 35 | 35 | 35 | 35 | 35 | | |
| Operational current: BL4 | BL = 4; Sequential bank access; Bank transitions once every t_{RC} ; Half address transitions once every t_{RC} ; Read followed by write sequence; Continuous data during WRITE commands | I _{DD2} (V_{DD}) x18 | 1205 | 1145 | 1130 | 1075 | 1020 | 970 | 945 | mA | |
| | | I _{DD2} (V_{DD}) x36 | 1215 | 1155 | 1140 | 1080 | 1030 | 980 | 950 | | |
| | | I _{DD2} (V_{EXT}) | 35 | 35 | 35 | 35 | 35 | 35 | 35 | | |
| Operational current: BL8 | BL = 8; Sequential bank access; Bank transitions once every t_{RC} ; Half address transitions once every t_{RC} ; Read followed by write sequence; Continuous data during WRITE commands | I _{DD3} (V_{DD}) x18 | 1300 | 1220 | 1200 | 1130 | 1085 | 1030 | 1000 | mA | |
| | | I _{DD3} (V_{DD}) x36 | NA | NA | NA | NA | N/A | NA | NA | | |
| | | I _{DD3} (V_{EXT}) | 35 | 35 | 35 | 35 | 35 | 35 | 35 | | |
| Burst refresh current | Sixteen bank cyclic refresh using Bank Address Control AREF protocol; Command bus remains in refresh for all sixteen banks; DQs are High-Z and at $V_{DDQ}/2$; Addresses are at $V_{DDQ}/2$ | I _{REF1} (V_{DD}) x18 | 1550 | 1550 | 1400 | 1400 | 1230 | 1230 | 1230 | mA | |
| | | I _{REF1} (V_{DD}) x36 | 1570 | 1570 | 1420 | 1420 | 1245 | 1245 | 1245 | | |
| | | I _{REF1} (V_{EXT}) | 80 | 80 | 75 | 75 | 70 | 70 | 70 | | |

Table 4: I_{DD} Operating Conditions and Maximum Limits (Continued)

Notes 1–6 apply to the entire table

| Description | Condition | Symbol | -093E | -093 | -107E | -107 | -125F | -125E | -125 | Units | Notes |
|---|--|--|-------|------|-------|------|-------|-------|------|-------|-------|
| Distributed refresh current | Single bank refresh using Bank Address Control AREF protocol; Sequential bank access every 0.489μs; DQs are High-Z and at V _{DDQ} /2; Addresses are at V _{DDQ} /2 | I _{REF2} (V _{DD}) x18 | 875 | 875 | 820 | 820 | 730 | 730 | 730 | mA | |
| | | I _{REF2} (V _{DD}) x36 | 900 | 900 | 840 | 840 | 745 | 745 | 745 | | |
| | | I _{REF2} (V _{EXT}) | 30 | 30 | 30 | 30 | 30 | 30 | 30 | | |
| Multibank refresh current: 4 bank refresh | Quad bank refresh using Multibank AREF protocol; BL = 4; Cyclic bank access; Subject to t ^{SAW} and t ^{MMD} specifications; DQs are High-Z and at V _{DDQ} /2; Bank addresses are at V _{DDQ} /2 | I _{MBREF4} (V _{DD}) x18 | 2130 | 1925 | 2030 | 1810 | 1885 | 1885 | 1645 | mA | |
| | | I _{MBREF4} (V _{DD}) x36 | 2155 | 1950 | 2050 | 1830 | 1900 | 1900 | 1660 | | |
| | | I _{MBREF4} (V _{EXT}) | 130 | 130 | 115 | 115 | 105 | 105 | 105 | | |
| Operating burst write current : BL2 | BL = 2; Cyclic bank access; Half of address bits change every clock cycle; Continuous data; Measurement is taken during continuous WRITE | I _{DD2W} (V _{DD}) x18 | 2110 | 2110 | 1910 | 1910 | 1665 | 1665 | 1665 | mA | |
| | | I _{DD2W} (V _{DD}) x36 | 2290 | 2290 | 2070 | 2070 | 1805 | 1805 | 1805 | | |
| | | I _{DD2W} (V _{EXT}) | 80 | 80 | 75 | 75 | 70 | 70 | 70 | | |
| Operating burst write current : BL4 | BL = 4; Cyclic bank access; Half of address bits change every two clock cycles; Continuous data; Measurement is taken during continuous WRITE | I _{DD4W} (V _{DD}) x18 | 1730 | 1730 | 1590 | 1590 | 1395 | 1395 | 1395 | mA | |
| | | I _{DD4W} (V _{DD}) x36 | 1815 | 1815 | 1665 | 1665 | 1460 | 1460 | 1460 | | |
| | | I _{DD4W} (V _{EXT}) | 55 | 55 | 55 | 55 | 50 | 50 | 50 | | |
| Operating burst write current :BL8 | BL = 8; Cyclic bank access; Half of address bits change every four clock cycles; Continuous data; Measurement is taken during continuous WRITE | I _{DD8W} (V _{DD}) x18 | 1475 | 1475 | 1335 | 1335 | 1190 | 1190 | 1190 | mA | |
| | | I _{DD8W} (V _{DD}) x36 | NA | NA | NA | NA | NA | NA | NA | | |
| | | I _{DD8W} (V _{EXT}) | 45 | 45 | 40 | 40 | 40 | 40 | 40 | | |
| Multibank write current: Dual bank write | BL = 4; Cyclic bank access using Dual Bank WRITE; Half of address bits change every two clock cycles; Continuous data; Measurement is taken during continuous WRITE | I _{DBWR} (V _{DD}) x18 | 2305 | 2305 | 2170 | 2170 | 1885 | 1885 | 1885 | mA | |
| | | I _{DBWR} (V _{DD}) x36 | 2400 | 2400 | 2250 | 2250 | 1960 | 1960 | 1960 | | |
| | | I _{DBWR} (V _{EXT}) | 80 | 80 | 75 | 75 | 70 | 70 | 70 | | |
| Multibank write current: Quad bank write | BL = 4; Cyclic bank access using Quad Bank WRITE; Half of address bits change every two clock cycles; Continuous data; Measurement is taken during continuous WRITE; Subject to t ^{SAW} specification | I _{QBWR} (V _{DD}) x18 | 2965 | 2965 | 2890 | 2890 | 2525 | 2525 | 2525 | mA | |
| | | I _{QBWR} (V _{DD}) x36 | 3195 | 3195 | 3000 | 3000 | 2615 | 2615 | 2615 | | |
| | | I _{QBWR} (V _{EXT}) | 130 | 130 | 115 | 115 | 100 | 100 | 100 | | |

Table 4: I_{DD} Operating Conditions and Maximum Limits (Continued)

Notes 1–6 apply to the entire table

| Description | Condition | Symbol | -093E | -093 | -107E | -107 | -125F | -125E | -125 | Units | Notes |
|--------------------------------------|---|------------------------------|-------|------|-------|------|-------|-------|------|-------|-------|
| Operating burst read current example | BL = 2; Cyclic bank access; Half of address bits change every clock cycle; Continuous data; Measurement is taken during continuous READ | $I_{DD2R}(V_{DD}) \times 18$ | 2250 | 2250 | 2045 | 2045 | 1785 | 1785 | 1785 | mA | |
| | | $I_{DD2R}(V_{DD}) \times 36$ | 2395 | 2395 | 2180 | 2180 | 1895 | 1895 | 1895 | | |
| | | $I_{DD2R}(V_{EXT})$ | 80 | 80 | 75 | 75 | 70 | 70 | 70 | | |
| Operating burst read current example | BL = 4; Cyclic bank access; Half of address bits change every two clock cycles; Continuous data; Measurement is taken during continuous READ | $I_{DD4R}(V_{DD}) \times 18$ | 1740 | 1740 | 1595 | 1595 | 1400 | 1400 | 1400 | mA | |
| | | $I_{DD4R}(V_{DD}) \times 36$ | 1835 | 1835 | 1685 | 1685 | 1475 | 1475 | 1475 | | |
| | | $I_{DD4R}(V_{EXT})$ | 55 | 55 | 55 | 55 | 50 | 50 | 50 | | |
| Operating burst read current example | BL = 8; Cyclic bank access; Half of address bits change every four clock cycles; Continuous data; Measurement is taken during continuous READ | $I_{DD8R}(V_{DD}) \times 18$ | 1450 | 1450 | 1315 | 1315 | 1175 | 1175 | 1175 | mA | |
| | | $I_{DD8R}(V_{DD}) \times 36$ | NA | NA | NA | NA | NA | NA | NA | | |
| | | $I_{DD8R}(V_{EXT})$ | 45 | 45 | 40 | 40 | 40 | 40 | 40 | | |

- Notes:
1. I_{DD} specifications are tested after the device is properly initialized. $0^{\circ}\text{C} \leq T_C \leq +95^{\circ}\text{C}$; $+1.28\text{V} \leq V_{DD} \leq +1.42\text{V}$, $+1.14\text{V} \leq V_{DDQ} \leq +1.26\text{V}$, $+2.38\text{V} \leq V_{EXT} \leq +2.63\text{V}$, $V_{REF} = V_{DD}/2$.
 2. I_{DD} measurements use t_{CK} (MIN), t_{RC} (MIN), and minimum data latency (RL and WL).
 3. Input slew rate is 1V/ns for single ended signals and 2V/ns for differential signals.
 4. Definitions for I_{DD} conditions:
 - LOW is defined as $V_{IN} \leq V_{IL(AC)MAX}$.
 - HIGH is defined as $V_{IN} \geq V_{IH(AC)MIN}$.
 - Continuous data is defined as half the DQ signals changing between HIGH and LOW every half clock cycle (twice per clock).
 - Continuous address is defined as half the address signals changing between HIGH and LOW every clock cycle (once per clock).
 - Sequential bank access is defined as the bank address incrementing by one every t_{RC} .
 - Cyclic bank access is defined as the bank address incrementing by one for each command access. For $BL = 2$ this is every clock, for $BL = 4$ this is every other clock, and for $BL = 8$ this is every fourth clock.
 5. CS# is HIGH unless a READ, WRITE, AREF, or MRS command is registered. CS# never transitions more than once per clock cycle.
 6. I_{DD} parameters are specified with ODT disabled.
 7. Upon exiting standby current conditions, at least one NOP command must be issued with stable clock prior to issuing any other valid command.

Electrical Specifications – Absolute Ratings and I/O Capacitance

Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 5: Absolute Maximum Ratings

| Symbol | Parameter | Min | Max | Units |
|---------------------------------|--|------|-------|-------|
| V _{DD} | V _{DD} supply voltage relative to V _{SS} | -0.4 | 1.975 | V |
| V _{DDQ} | Voltage on V _{DDQ} supply relative to V _{SS} | -0.4 | 1.66 | V |
| V _{IN,V_{OUT}} | Voltage on any ball relative to V _{SS} | -0.4 | 1.66 | V |
| V _{EXT} | Voltage on V _{EXT} supply relative to V _{SS} | -0.4 | 2.8 | V |

Input/Output Capacitance

Table 6: Input/Output Capacitance

Notes 1 and 2 apply to entire table

| Capacitance Parameters | Symbol | RL3-2133 | | RL3-1866 | | RL3-1600 | | Units | Notes |
|-----------------------------|--------------------------|----------|------|----------|------|----------|------|-------|-------|
| | | Min | Max | Min | Max | Min | Max | | |
| CK/CK# | C _{CK} | 1.3 | 2.1 | 1.3 | 2.1 | 1.3 | 2.2 | pF | |
| ΔC: CK to CK# | C _{DCK} | 0 | 0.15 | 0 | 0.15 | 0 | 0.15 | pF | |
| Single-ended I/O: DQ, DM | C _{IO} | 1.9 | 2.9 | 1.9 | 3.0 | 2.0 | 3.1 | pF | 3 |
| Input strobe: DK/DK# | C _{IO} | 1.9 | 2.9 | 1.9 | 3.0 | 2.0 | 3.1 | pF | |
| Output strobe: QK/QK#, QVLD | C _{IO} | 1.9 | 2.9 | 1.9 | 3.0 | 2.0 | 3.1 | pF | |
| ΔC: DK to DK# | C _{DDK} | 0 | 0.15 | 0 | 0.15 | 0 | 0.15 | pF | |
| ΔC: QK to QK# | C _{DQK} | 0 | 0.15 | 0 | 0.15 | 0 | 0.15 | pF | |
| ΔC: DQ to QK or DQ to DK | C _{DIO} | -0.5 | 0.3 | -0.5 | 0.3 | -0.5 | 0.3 | pF | 4 |
| Inputs (CMD, ADDR) | C _I | 1.25 | 2.25 | 1.25 | 2.25 | 1.25 | 2.25 | pF | 5 |
| ΔC: CMD_ADDR to CK | C _{DI_CMD_ADDR} | -0.5 | 0.3 | -0.5 | 0.3 | -0.4 | 0.4 | pF | 6 |
| JTAG balls | C _{JTAG} | 1.5 | 4.5 | 1.5 | 4.5 | 1.5 | 4.5 | pF | 7 |
| RESET#, MF balls | C _I | - | 3.0 | - | 3.0 | - | 3.0 | pF | |

- Notes:
1. $+1.28V \leq V_{DD} \leq +1.42V$, $+1.14V \leq V_{DDQ} \leq 1.26V$, $+2.38V \leq V_{EXT} \leq +2.63V$, $V_{REF} = V_{SS}$, $f = 100$ MHz, $T_C = 25^\circ C$, $V_{OUT(DC)} = 0.5 \times V_{DDQ}$, V_{OUT} (peak-to-peak) = 0.1V.
 2. Capacitance is not tested on ZQ ball.
 3. DM input is grouped with the I/O balls, because they are matched in loading.
 4. $C_{DIO} = C_{IO(DQ)} - 0.5 \times (C_{IO} [QK] + C_{IO} [QK\#])$.
 5. Includes CS#, REF#, WE#, A[19:0], and BA[3:0].
 6. $C_{DI_CMD_ADDR} = C_I (\text{CMD_ADDR}) - 0.5 \times (C_{CK} [\text{CK}] + C_{CK} [\text{CK\#}])$.
 7. JTAG balls are tested at 50 MHz.

AC and DC Operating Conditions

Table 7: DC Electrical Characteristics and Operating Conditions

Note 1 applies to the entire table; Unless otherwise noted: $0^{\circ}\text{C} \leq T_C \leq +95^{\circ}\text{C}$; $+1.28\text{V} \leq V_{DD} \leq +1.42\text{V}$

| Description | Symbol | Min | Max | Units | Notes |
|--|--------------|-----------------------|-----------------------|---------------|-------|
| Supply voltage | V_{EXT} | 2.38 | 2.63 | V | |
| Supply voltage | V_{DD} | 1.28 | 1.42 | V | |
| Isolated output buffer supply | V_{DDQ} | 1.14 | 1.26 | V | |
| Reference voltage | V_{REF} | $0.49 \times V_{DDQ}$ | $0.51 \times V_{DDQ}$ | V | 2, 3 |
| Input HIGH (logic 1) voltage | $V_{IH(DC)}$ | $V_{REF} + 0.10$ | V_{DDQ} | V | |
| Input LOW (logic 0) voltage | $V_{IL(DC)}$ | V_{SS} | $V_{REF} - 0.10$ | V | |
| Input leakage current: Any input $0\text{V} \leq V_{IN} \leq V_{DD}$, V_{REF} ball $0\text{V} \leq V_{IN} \leq 1.1\text{V}$ (All other balls not under test = 0V) | I_{LI} | -2 | 2 | μA | |
| Reference voltage current (All other balls not under test = 0V) | I_{REF} | -5 | 5 | μA | |

- Notes:
1. All voltages referenced to V_{SS} (GND).
 2. The nominal value of V_{REF} is expected to be $0.5 \times V_{DDQ}$ of the transmitting device. V_{REF} is expected to track variations in V_{DDQ} .
 3. Peak-to-peak noise (non-common mode) on V_{REF} may not exceed $\pm 2\%$ of the DC value. DC values are determined to be less than 20 MHz. Peak-to-peak AC noise on V_{REF} should not exceed $\pm 2\%$ of $V_{REF(DC)}$. Thus, from $V_{DDQ}/2$, V_{REF} is allowed $\pm 2\% V_{DDQ}/2$ for DC error and an additional $\pm 2\% V_{DDQ}/2$ for AC noise. The measurement is to be taken at the nearest V_{REF} bypass capacitor.


Table 8: Input AC Logic Levels

Notes 1-3 apply to entire table; Unless otherwise noted: $0^{\circ}\text{C} \leq T_C \leq +95^{\circ}\text{C}$; $+1.28\text{V} \leq V_{DD} \leq +1.42\text{V}$

| Description | Symbol | Min | Max | Units |
|------------------------------|--------------|------------------|------------------|-------|
| Input HIGH (logic 1) voltage | $V_{IH(AC)}$ | $V_{REF} + 0.15$ | - | V |
| Input LOW (logic 0) voltage | $V_{IL(AC)}$ | - | $V_{REF} - 0.15$ | V |

- Notes:
1. All voltages referenced to V_{SS} (GND).
 2. The receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above/below the DC input LOW/HIGH level.
 3. Single-ended input slew rate = 1 V/ns; maximum input voltage swing under test is 900mV (peak-to-peak).

Figure 6: Single-Ended Input Signal



AC Overshoot/Undershoot Specifications

Table 9: Control and Address Balls

| Parameter | RL3-2133 | RL3-1866 | RL3-1600 |
|--|----------|----------|----------|
| Maximum peak amplitude allowed for overshoot area | 0.4V | 0.4V | 0.4V |
| Maximum peak amplitude allowed for undershoot area | 0.4V | 0.4V | 0.4V |
| Maximum overshoot area above V_{DDQ} | 0.25 Vns | 0.28 Vns | 0.33 Vns |
| Maximum undershoot area below V_{SS}/V_{SSQ} | 0.25 Vns | 0.28 Vns | 0.33 Vns |

Table 10: Clock, Data, Strobe, and Mask Balls

| Parameter | RL3-2133 | RL3-1866 | RL3-1600 |
|--|----------|----------|----------|
| Maximum peak amplitude allowed for overshoot area | 0.4V | 0.4V | 0.4V |
| Maximum peak amplitude allowed for undershoot area | 0.4V | 0.4V | 0.4V |
| Maximum overshoot area above V_{DDQ} | 0.10 Vns | 0.11 Vns | 0.13 Vns |
| Maximum undershoot area below V_{SS}/V_{SSQ} | 0.10 Vns | 0.11 Vns | 0.13 Vns |

Figure 7: Overshoot




Figure 8: Undershoot




Table 11: Differential Input Operating Conditions (CK, CK# and DKx, DKx#)

Notes 1 and 2 apply to entire table

| Parameter/Condition | Symbol | Min | Max | Units | Notes |
|--|---------------------|-----------------------------------|-----------------------------------|-------|-------|
| Differential input voltage logic HIGH – slew | $V_{IH,diff_slew}$ | +200 | n/a | mV | 3 |
| Differential input voltage logic LOW – slew | $V_{IL,diff_slew}$ | n/a | -200 | mV | 3 |
| Differential input voltage logic HIGH | $V_{IH,diff(AC)}$ | $2 \times (V_{IH(AC)} - V_{REF})$ | V_{DDQ} | mV | 4 |
| Differential input voltage logic LOW | $V_{IL,diff(AC)}$ | V_{SSQ} | $2 \times (V_{IL(AC)} - V_{REF})$ | mV | 5 |
| Differential input crossing voltage relative to $V_{DD}/2$ | V_{IX} | $V_{REF(DC)} - 150$ | $V_{REF(DC)} + 150$ | mV | 6 |
| Single-ended HIGH level | V_{SEH} | $V_{IH(AC)}$ | V_{DDQ} | mV | 4 |
| Single-ended LOW level | V_{SEL} | V_{SSQ} | $V_{IL(AC)}$ | mV | 5 |

- Notes:
1. CK/CK# and DKx/DKx# are referenced to V_{DDQ} and V_{SSQ} .
 2. Differential input slew rate = 2 V/ns.
 3. Defines slew rate reference points, relative to input crossing voltages.
 4. Maximum limit is relative to single-ended signals; overshoot specifications are applicable.
 5. Minimum limit is relative to single-ended signals; undershoot specifications are applicable.
 6. The typical value of V_{IX} is expected to be about $0.5 \times V_{DDQ}$ of the transmitting device and V_{IX} is expected to track variations in V_{DDQ} . V_{IX} indicates the voltage at which differential input signals must cross.

Figure 9: V_{IX} for Differential Signals
