



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Mobile Low-Power DDR SDRAM

MT46H64M16LF – 16 Meg x 16 x 4 banks
MT46H32M32LF – 8 Meg x 32 x 4 banks

Features

- $V_{DD}/V_{DDQ} = 1.70\text{--}1.95\text{V}$
- Bidirectional data strobe per byte of data (DQS)
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Differential clock inputs (CK and CK#)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; center-aligned with data for WRITEs
- 4 internal banks for concurrent operation
- Data masks (DM) for masking write data; one mask per byte
- Programmable burst lengths (BL): 2, 4, 8, or 16
- Concurrent auto precharge option is supported
- Auto refresh and self refresh modes
- 1.8V LVCMOS-compatible inputs
- Temperature-compensated self refresh (TCSR)
- Partial-array self refresh (PASR)
- Deep power-down (DPD)
- Status read register (SRR)
- Selectable output drive strength (DS)
- Clock stop capability
- 64ms refresh, 32ms for automotive temperature

Options

- V_{DD}/V_{DDQ}
 - 1.8V/1.8V H
- Configuration
 - 64 Meg x 16 (16 Meg x 16 x 4 banks) 64M16
 - 32 Meg x 32 (8 Meg x 32 x 4 banks) 32M32
- Addressing
 - JEDEC-standard LF
- Plastic "green" package
 - 60-ball VFBGA (8mm x 9mm)¹ BF
 - 90-ball VFBGA (8mm x 13mm)² B5
- PoP (plastic "green" package)
 - 168-ball WFBGA (12mm x 12mm)² MA
- Timing – cycle time
 - 5ns @ CL = 3 (200 MHz) -5
 - 5.4ns @ CL = 3 (185 MHz) -54
 - 6ns @ CL = 3 (166 MHz) -6
 - 7.5ns @ CL = 3 (133 MHz) -75
- Power
 - Standard I_{DD2}/I_{DD6} None
- Operating temperature range
 - Commercial (0° to +70°C) None
 - Industrial (–40°C to +85°C) IT
 - Automotive (–40°C to +105°C)³ AT
- Design revision :B

- Notes:
1. Only available for x16 configuration.
 2. Only available for x32 configuration.
 3. Contact factory for availability.


Table 1: Key Timing Parameters (CL = 3)

Speed Grade	Clock Rate	Access Time
-5	200 MHz	5.0ns
-54	185 MHz	5.0ns
-6	166 MHz	5.0ns
-75	133 MHz	6.0ns

Table 2: Configuration Addressing

Architecture	64 Meg x 16	32 Meg x 32
Configuration	16 Meg x 16 x 4 banks	8 Meg x 32 x 4 banks
Refresh count	8K	8K
Row addressing	16K A[13:0]	8K A[12:0]
Column addressing	1K A[9:0]	1K A[9:0]

Figure 1: 1Gb Mobile LPDDR Part Numbering



FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at www.micron.com/decoder.



Contents

General Description	8
Functional Block Diagrams	9
Ball Assignments and Descriptions	11
Package Dimensions	16
Electrical Specifications	19
Electrical Specifications – I _{DD} Parameters	23
Electrical Specifications – AC Operating Conditions	29
Output Drive Characteristics	34
Functional Description	37
Commands	38
DESELECT	39
NO OPERATION	39
LOAD MODE REGISTER	39
ACTIVE	39
READ	40
WRITE	41
PRECHARGE	42
BURST TERMINATE	43
AUTO REFRESH	43
SELF REFRESH	44
DEEP POWER-DOWN	44
Truth Tables	45
State Diagram	50
Initialization	51
Standard Mode Register	54
Burst Length	55
Burst Type	55
CAS Latency	56
Operating Mode	57
Extended Mode Register	58
Temperature-Compensated Self Refresh	58
Partial-Array Self Refresh	59
Output Drive Strength	59
Status Read Register	60
Bank/Row Activation	62
READ Operation	63
WRITE Operation	74
PRECHARGE Operation	86
Auto Precharge	86
Concurrent Auto Precharge	87
AUTO REFRESH Operation	92
SELF REFRESH Operation	93
Power-Down	94
Deep Power-Down	96
Clock Change Frequency	98
Revision History	99
Rev. H – 6/13	99
Rev. G – 9/11	99
Rev. F – 6/11	99
Rev. E – 12/10	99



1Gb: x16, x32 Mobile LPDDR SDRAM Features

Rev. D – 10/10	99
Rev. C – 10/10	99
Rev. B – 9/10	99
Rev. A – 12/09	99

List of Figures

Figure 1: 1Gb Mobile LPDDR Part Numbering	2
Figure 2: Functional Block Diagram (x16)	9
Figure 3: Functional Block Diagram (x32)	10
Figure 4: 60-Ball VFBGA – Top View, x16 only	11
Figure 5: 90-Ball VFBGA – Top View, x32 only	12
Figure 6: 168-Ball FBGA – 12mm x 12mm (Top View), x32 only	13
Figure 7: 60-Ball VFBGA (8mm x 9mm), Package Code: BF	16
Figure 8: 90-Ball VFBGA (8mm x 13mm), Package Code: B5	17
Figure 9: 168-Ball WFBGA (12mm x 12mm), Package Code: MA	18
Figure 10: Typical Self Refresh Current vs. Temperature	28
Figure 11: ACTIVE Command	40
Figure 12: READ Command	41
Figure 13: WRITE Command	42
Figure 14: PRECHARGE Command	43
Figure 15: DEEP POWER-DOWN Command	44
Figure 16: Simplified State Diagram	50
Figure 17: Initialize and Load Mode Registers	52
Figure 18: Alternate Initialization with CKE LOW	53
Figure 19: Standard Mode Register Definition	54
Figure 20: CAS Latency	57
Figure 21: Extended Mode Register	58
Figure 22: Status Read Register Timing	60
Figure 23: Status Register Definition	61
Figure 24: READ Burst	64
Figure 25: Consecutive READ Bursts	65
Figure 26: Nonconsecutive READ Bursts	66
Figure 27: Random Read Accesses	67
Figure 28: Terminating a READ Burst	68
Figure 29: READ-to-WRITE	69
Figure 30: READ-to-PRECHARGE	70
Figure 31: Data Output Timing – t_{DQSQ} , t_{QH} , and Data Valid Window (x16)	71
Figure 32: Data Output Timing – t_{DQSQ} , t_{QH} , and Data Valid Window (x32)	72
Figure 33: Data Output Timing – t_{AC} and t_{DQSK}	73
Figure 34: Data Input Timing	75
Figure 35: Write – DM Operation	76
Figure 36: WRITE Burst	77
Figure 37: Consecutive WRITE-to-WRITE	78
Figure 38: Nonconsecutive WRITE-to-WRITE	78
Figure 39: Random WRITE Cycles	79
Figure 40: WRITE-to-READ – Uninterrupting	80
Figure 41: WRITE-to-READ – Interrupting	81
Figure 42: WRITE-to-READ – Odd Number of Data, Interrupting	82
Figure 43: WRITE-to-PRECHARGE – Uninterrupting	83
Figure 44: WRITE-to-PRECHARGE – Interrupting	84
Figure 45: WRITE-to-PRECHARGE – Odd Number of Data, Interrupting	85
Figure 46: Bank Read – With Auto Precharge	88
Figure 47: Bank Read – Without Auto Precharge	89
Figure 48: Bank Write – With Auto Precharge	90
Figure 49: Bank Write – Without Auto Precharge	91
Figure 50: Auto Refresh Mode	92



Figure 51: Self Refresh Mode	94
Figure 52: Power-Down Entry (in Active or Precharge Mode)	95
Figure 53: Power-Down Mode (Active or Precharge)	96
Figure 54: Deep Power-Down Mode	97
Figure 55: Clock Stop Mode	98



List of Tables

Table 1: Key Timing Parameters (CL = 3)	1
Table 2: Configuration Addressing	2
Table 3: Ball Descriptions	14
Table 4: Absolute Maximum Ratings	19
Table 5: AC/DC Electrical Characteristics and Operating Conditions	19
Table 6: AC/DC Electrical Characteristics and Operating Conditions	21
Table 7: Capacitance (x16, x32)	22
Table 8: I _{DD} Specifications and Conditions, -40°C to +85°C (x16)	23
Table 9: I _{DD} Specifications and Conditions, -40°C to +85°C (x32)	24
Table 10: I _{DD} Specifications and Conditions, -40°C to +105°C (x16)	25
Table 11: I _{DD} Specifications and Conditions, -40°C to +105°C (x32)	26
Table 12: I _{DD6} Specifications and Conditions	27
Table 13: Electrical Characteristics and Recommended AC Operating Conditions	29
Table 14: Target Output Drive Characteristics (Full Strength)	34
Table 15: Target Output Drive Characteristics (Three-Quarter Strength)	35
Table 16: Target Output Drive Characteristics (One-Half Strength)	36
Table 17: Truth Table – Commands	38
Table 18: DM Operation Truth Table	39
Table 19: Truth Table – Current State Bank <i>n</i> – Command to Bank <i>n</i>	45
Table 20: Truth Table – Current State Bank <i>n</i> – Command to Bank <i>m</i>	47
Table 21: Truth Table – CKE	49
Table 22: Burst Definition Table	55

General Description

The 1Gb Mobile low-power DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 1,073,741,824 bits. It is internally configured as a quad-bank DRAM. Each of the x16's 268,435,456-bit banks is organized as 16,384 rows by 1024 columns by 16 bits. Each of the x32's 268,435,456-bit banks is organized as 8192 rows by 1024 columns by 32 bits.

Note:

1. Throughout this data sheet, various figures and text refer to DQs as "DQ." DQ should be interpreted as any and all DQ collectively, unless specifically stated otherwise. Additionally, the x16 is divided into 2 bytes: the lower byte and the upper byte. For the lower byte (DQ[7:0]), DM refers to LDM and DQS refers to LDQS. For the upper byte (DQ[15:8]), DM refers to UDM and DQS refers to UDQS. The x32 is divided into 4 bytes. For DQ[7:0], DM refers to DM0 and DQS refers to DQS0. For DQ[15:8], DM refers to DM1 and DQS refers to DQS1. For DQ[23:16], DM refers to DM2 and DQS refers to DQS2. For DQ[31:24], DM refers to DM3 and DQS refers to DQS3.
2. Complete functionality is described throughout the document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
3. Any specific requirement takes precedence over a general statement.

Functional Block Diagrams

Figure 2: Functional Block Diagram (x16)






Figure 3: Functional Block Diagram (x32)




Ball Assignments and Descriptions

Figure 4: 60-Ball VFBGA – Top View, x16 only




- Notes:
1. D9 is a test pin that must be tied to V_{SS} or V_{SSQ} in normal operations.
 2. Unused address pins become RFU.

Figure 5: 90-Ball VFBGA – Top View, x32 only



- Notes:
1. D9 is a test pin that must be tied to V_{SS} or V_{SSQ} in normal operations.
 2. Unused address pins become RFU.

Figure 6: 168-Ball FBGA – 12mm x 12mm (Top View), x32 only



The ball descriptions table is a comprehensive list of all possible balls for all supported packages. Not all balls listed are supported for a given package.

Table 3: Ball Descriptions


Symbol	Type	Description
CK, CK#	Input	Clock: CK is the system clock input. CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Input and output data is referenced to the crossing of CK and CK# (both directions of the crossing).
CKE CKE0, CKE1	Input	Clock enable: CKE HIGH activates, and CKE LOW deactivates, the internal clock signals, input buffers, and output drivers. Taking CKE LOW enables PRECHARGE power-down and SELF REFRESH operations (all banks idle), or ACTIVE power-down (row active in any bank). CKE is synchronous for all functions except SELF REFRESH exit. All input buffers (except CKE) are disabled during power-down and self refresh modes. CKE0 is used for a single LPDDR product. CKE1 is used for dual LPDDR products and is considered RFU for single LPDDR MCPs.
CS# CS0#, CS1#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code. CS0# is used for a single LPDDR product. CS1# is used for dual LPDDR products and is considered RFU for single LPDDR MCPs.
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered.
UDM, LDM (x16) DM[3:0] (x32)	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls.
BA0, BA1	Input	Bank address inputs: BA0 and BA1 define to which bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA0 and BA1 also determine which mode register is loaded during a LOAD MODE REGISTER command.
A[13:0]	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ or WRITE commands, to select one location out of the memory array in the respective bank. During a PRECHARGE command, A10 determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA0, BA1) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE REGISTER command. The maximum address range is dependent upon configuration. Unused address balls become RFU.
TEST	Input	Test pin: Must be tied to V _{SS} or V _{SSQ} in normal operations.
DQ[15:0] (x16) DQ[31:0] (x32)	Input/ output	Data input/output: Data bus for x16 and x32.
LDQS, UDQS (x16) DQS[3:0] (x32)	Input/ output	Data strobe: Output with read data, input with write data. DQS is edge-aligned with read data, center-aligned in write data. It is used to capture data.
TQ	Output	Temperature sensor output: TQ HIGH when LPDDR T _J exceeds 85°C.
V _{DDQ}	Supply	DQ power supply.
V _{SSQ}	Supply	DQ ground.
V _{DD}	Supply	Power supply.

Table 3: Ball Descriptions (Continued)

Symbol	Type	Description
V _{SS}	Supply	Ground.
NC	–	No connect: May be left unconnected.
RFU	–	Reserved for future use. Balls marked RFU may or may not be connected internally. These balls should not be used. Contact factory for details.


Package Dimensions

Figure 7: 60-Ball VFBGA (8mm x 9mm), Package Code: BF




Note: 1. All dimensions are in millimeters.

Figure 8: 90-Ball VFBGA (8mm x 13mm), Package Code: B5



Note: 1. All dimensions are in millimeters.

Figure 9: 168-Ball WFBGA (12mm x 12mm), Package Code: MA



Note: 1. All dimensions are in millimeters.

Electrical Specifications

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 4: Absolute Maximum Ratings

Note 1 applies to all parameters in this table

Parameter	Symbol	Min	Max	Unit
V_{DD}/V_{DDQ} supply voltage relative to V_{SS}	V_{DD}/V_{DDQ}	-1.0	2.4	V
Voltage on any pin relative to V_{SS}	V_{IN}	-0.5	2.4 or ($V_{DDQ} + 0.3V$), whichever is less	V
Storage temperature (plastic)	T_{STG}	-55	150	°C

Note: 1. V_{DD} and V_{DDQ} must be within 300mV of each other at all times. V_{DDQ} must not exceed V_{DD} .

Table 5: AC/DC Electrical Characteristics and Operating Conditions

Notes 1–5 apply to all parameters/conditions in this table; $V_{DD}/V_{DDQ} = 1.70\text{--}1.95V$


Parameter/Condition	Symbol	Min	Max	Unit	Notes
Supply voltage	V_{DD}	1.70	1.95	V	6, 7
I/O supply voltage	V_{DDQ}	1.70	1.95	V	6, 7
Address and command inputs					
Input voltage high	V_{IH}	$0.8 \times V_{DDQ}$	$V_{DDQ} + 0.3$	V	8, 9
Input voltage low	V_{IL}	-0.3	$0.2 \times V_{DDQ}$	V	8, 9
Clock inputs (CK, CK#)					
DC input voltage	V_{IN}	-0.3	$V_{DDQ} + 0.3$	V	10
DC input differential voltage	$V_{ID(DC)}$	$0.4 \times V_{DDQ}$	$V_{DDQ} + 0.6$	V	10, 11
AC input differential voltage	$V_{ID(AC)}$	$0.6 \times V_{DDQ}$	$V_{DDQ} + 0.6$	V	10, 11
AC differential crossing voltage	V_{IX}	$0.4 \times V_{DDQ}$	$0.6 \times V_{DDQ}$	V	10, 12
Data inputs					
DC input high voltage	$V_{IH(DC)}$	$0.7 \times V_{DDQ}$	$V_{DDQ} + 0.3$	V	8, 9, 13
DC input low voltage	$V_{IL(DC)}$	-0.3	$0.3 \times V_{DDQ}$	V	8, 9, 13
AC input high voltage	$V_{IH(AC)}$	$0.8 \times V_{DDQ}$	$V_{DDQ} + 0.3$	V	8, 9, 13
AC input low voltage	$V_{IL(AC)}$	-0.3	$0.2 \times V_{DDQ}$	V	8, 9, 13
Data outputs					
DC output high voltage: Logic 1 ($I_{OH} = -0.1mA$)	V_{OH}	$0.9 \times V_{DDQ}$	-	V	
DC output low voltage: Logic 0 ($I_{OL} = 0.1mA$)	V_{OL}	-	$0.1 \times V_{DDQ}$	V	
Leakage current					
Input leakage current Any input $0V \leq V_{IN} \leq V_{DD}$ (All other pins not under test = 0V)	I_I	-1	1	μA	

Table 5: AC/DC Electrical Characteristics and Operating Conditions (Continued)

Notes 1–5 apply to all parameters/conditions in this table; $V_{DD}/V_{DDQ} = 1.70\text{--}1.95V$

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Output leakage current (DQ are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$)	I_{OZ}	-5	5	μA	
Operating temperature					
Commercial	T_A	0	70	$^{\circ}C$	
Industrial	T_A	-40	85	$^{\circ}C$	
Automotive	T_A	-40	105	$^{\circ}C$	

- Notes:
- All voltages referenced to V_{SS} .
 - All parameters assume proper device initialization.
 - Tests for AC timing, I_{DD} , and electrical AC and DC characteristics may be conducted at nominal supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
 - Outputs measured with equivalent load; transmission line delay is assumed to be very small:



- Timing and I_{DD} tests may use a V_{IL} -to- V_{IH} swing of up to 1.5V in the test environment, but input timing is still referenced to $V_{DDQ/2}$ (or to the crossing point for CK/CK#). The output timing reference voltage level is $V_{DDQ/2}$.
- Any positive glitch must be less than one-third of the clock cycle and not more than +200mV or 2.0V, whichever is less. Any negative glitch must be less than one-third of the clock cycle and not exceed either -150mV or 1.6V, whichever is more positive.
- V_{DD} and V_{DDQ} must track each other and V_{DDQ} must be less than or equal to V_{DD} .
- To maintain a valid level, the transitioning edge of the input must:
 - Sustain a constant slew rate from the current AC level through to the target AC level, $V_{IL(AC)}$ Or $V_{IH(AC)}$.
 - Reach at least the target AC level.
 - After the AC target level is reached, continue to maintain at least the target DC level, $V_{IL(DC)}$ Or $V_{IH(DC)}$.
- V_{IH} overshoot: $V_{IHmax} = V_{DDQ} + 1.0V$ for a pulse width $\leq 3ns$ and the pulse width cannot be greater than one-third of the cycle rate. V_{IL} undershoot: $V_{ILmin} = -1.0V$ for a pulse width $\leq 3ns$ and the pulse width cannot be greater than one-third of the cycle rate.
- CK and CK# input slew rate must be $\geq 1 V/ns$ (2 V/ns if measured differentially).
- V_{ID} is the magnitude of the difference between the input level on CK and the input level on CK#.
- The value of V_{IX} is expected to equal $V_{DDQ/2}$ of the transmitting device and must track variations in the DC level of the same.
- DQ and DM input slew rates must not deviate from DQS by more than 10%. 50ps must be added to t_{DS} and t_{DH} for each 100 mV/ns reduction in slew rate. If slew rate exceeds 4 V/ns, functionality is uncertain.

Table 6: AC/DC Electrical Characteristics and Operating Conditions

 Notes 1–5 apply to all parameters/conditions in this table; $V_{DD}/V_{DDQ} = 1.70\text{--}1.95\text{V}$ (1.2V I/O option $V_{DDQ} = 1.14\text{V to }1.30\text{V}$)

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Supply voltage	V_{DD}	1.70	1.95	V	6, 7
I/O supply voltage	V_{DDQ}	1.14	1.30	V	6, 7
Address and command inputs					
Input voltage high	V_{IH}	$0.9 \times V_{DDQ}$	$V_{DDQ} + 0.2$	V	8, 9
Input voltage low	V_{IL}	-0.2	$0.1 \times V_{DDQ}$	V	8, 9
Clock inputs (CK, CK#)					
DC input voltage	V_{IN}	-0.2	$V_{DDQ} + 0.2$	V	10
DC input differential voltage	$V_{ID(DC)}$	$0.4 \times V_{DDQ}$	$V_{DDQ} + 0.4$	V	10, 11
AC input differential voltage	$V_{ID(AC)}$	$0.6 \times V_{DDQ}$	$V_{DDQ} + 0.4$	V	10, 11
AC differential crossing voltage	V_{IX}	$0.4 \times V_{DDQ}$	$0.6 \times V_{DDQ}$	V	10, 12
Data inputs					
DC input high voltage	$V_{IH(DC)}$	$0.8 \times V_{DDQ}$	$V_{DDQ} + 0.2$	V	8, 9, 13
DC input low voltage	$V_{IL(DC)}$	-0.2	$0.2 \times V_{DDQ}$	V	8, 9, 13
AC input high voltage	$V_{IH(AC)}$	$0.9 \times V_{DDQ}$	$V_{DDQ} + 0.2$	V	8, 9, 13
AC input low voltage	$V_{IL(AC)}$	-0.2	$0.1 \times V_{DDQ}$	V	8, 9, 13
Data outputs					
DC output high voltage: Logic 1 ($I_{OH} = -0.1\text{mA}$)	V_{OH}	$0.9 \times V_{DDQ}$	-	V	
DC output low voltage: Logic 0 ($I_{OL} = 0.1\text{mA}$)	V_{OL}	-	$0.1 \times V_{DDQ}$	V	
Leakage current					
Input leakage current Any input $0\text{V} \leq V_{IN} \leq V_{DD}$ (All other pins not under test = 0V)	I_I	-1	1	μA	
Output leakage current (DQ are disabled; $0\text{V} \leq V_{OUT} \leq V_{DDQ}$)	I_{OZ}	-5	5	μA	
Operating temperature					
Commercial	T_A	0	70	$^{\circ}\text{C}$	
Industrial	T_A	-40	85	$^{\circ}\text{C}$	
Automotive	T_A	-40	105	$^{\circ}\text{C}$	

Table 7: Capacitance (x16, x32)

Note 1 applies to all the parameters in this table

Parameter	Symbol	Min	Max	Unit	Notes
Input capacitance: CK, CK#	C_{CK}	1.5	3.0	pF	
Delta input capacitance: CK, CK#	C_{DCK}	–	0.25	pF	2
Input capacitance: command and address	C_I	1.5	3.0	pF	
Delta input capacitance: command and address	C_{DI}	–	0.5	pF	2
Input/output capacitance: DQ, DQS, DM	C_{IO}	2.0	4.5	pF	
Delta input/output capacitance: DQ, DQS, DM	C_{DIO}	–	0.5	pF	3

- Notes:
1. This parameter is sampled. $V_{DD}/V_{DDQ} = 1.70\text{--}1.95\text{V}$ (1.2V I/O option $V_{DD}/V_{DDQ} = 1.14\text{--}1.30\text{V}$), $f = 100\text{ MHz}$, $T_A = 25^\circ\text{C}$, $V_{OUT(DC)} = V_{DDQ}/2$, V_{OUT} (peak-to-peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
 2. The input capacitance per pin group will not differ by more than this maximum amount for any given device.
 3. The I/O capacitance per DQS and DQ byte/group will not differ by more than this maximum amount for any given device.

Electrical Specifications – I_{DD} Parameters

Table 8: I_{DD} Specifications and Conditions, –40°C to +85°C (x16)

 Notes 1–5 apply to all the parameters/conditions in this table; V_{DD}/V_{DDQ} = 1.70–1.95V

Parameter/Condition	Symbol	Max				Unit	Notes	
		-5	-54	-6	-75			
Operating 1 bank active precharge current: $t_{RC} = t_{RC}(\text{MIN})$; $t_{CK} = t_{CK}(\text{MIN})$; CKE is HIGH; CS is HIGH between valid commands; Address inputs are switching every 2 clock cycles; Data bus inputs are stable	I _{DD0}	95	85	75	70	mA	6	
Precharge power-down standby current: All banks idle; CKE is LOW; CS is HIGH; $t_{CK} = t_{CK}(\text{MIN})$; Address and control inputs are switching; Data bus inputs are stable	I _{DD2P}	600	600	600	600	μA	7, 8	
Precharge power-down standby current: Clock stopped; All banks idle; CKE is LOW; CS is HIGH; CK = LOW, CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I _{DD2PS}	600	600	600	600	μA	7	
Precharge nonpower-down standby current: All banks idle; CKE = HIGH; CS = HIGH; $t_{CK} = t_{CK}(\text{MIN})$; Address and control inputs are switching; Data bus inputs are stable	I _{DD2N}	18	17	15	12	mA	9	
Precharge nonpower-down standby current: Clock stopped; All banks idle; CKE = HIGH; CS = HIGH; CK = LOW, CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I _{DD2NS}	14	13	8	8	mA	9	
Active power-down standby current: 1 bank active; CKE = LOW; CS = HIGH; $t_{CK} = t_{CK}(\text{MIN})$; Address and control inputs are switching; Data bus inputs are stable	I _{DD3P}	3.6	3.6	3.6	3.6	mA	8	
Active power-down standby current: Clock stopped; 1 bank active; CKE = LOW; CS = HIGH; CK = LOW; CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I _{DD3PS}	3.6	3.6	3.6	3.6	mA		
Active nonpower-down standby: 1 bank active; CKE = HIGH; CS = HIGH; $t_{CK} = t_{CK}(\text{MIN})$; Address and control inputs are switching; Data bus inputs are stable	I _{DD3N}	20	19	18	16	mA	6	
Active nonpower-down standby: Clock stopped; 1 bank active; CKE = HIGH; CS = HIGH; CK = LOW; CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I _{DD3NS}	14	14	14	12	mA	6	
Operating burst read: 1 bank active; BL = 4; $t_{CK} = t_{CK}(\text{MIN})$; Continuous READ bursts; I _{out} = 0mA; Address inputs are switching every 2 clock cycles; 50% data changing each burst	I _{DD4R}	135	130	120	110	mA	6	
Operating burst write: 1 bank active; BL = 4; $t_{CK} = t_{CK}(\text{MIN})$; Continuous WRITE bursts; Address inputs are switching; 50% data changing each burst	I _{DD4W}	135	130	120	110	mA	6	
Auto refresh: Burst refresh; CKE = HIGH; Address and control inputs are switching; Data bus inputs are stable	$t_{RFC} = 138\text{ns}$	I _{DD5}	100	100	100	100	mA	10
	$t_{RFC} = t_{REFI}$	I _{DD5A}	15	15	15	14	mA	10, 11
Deep power-down current: Address and control balls are stable; Data bus inputs are stable	I _{DD8}	10	10	10	10	μA	7, 13	

Table 9: I_{DD} Specifications and Conditions, –40°C to +85°C (x32)

 Notes 1–5 apply to all the parameters/conditions in this table; V_{DD}/V_{DDQ} = 1.70–1.95V

Parameter/Condition	Symbol	Max				Unit	Notes	
		-5	-54	-6	-75			
Operating 1 bank active precharge current: ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); CKE is HIGH; CS is HIGH between valid commands; Address inputs are switching every 2 clock cycles; Data bus inputs are stable	I _{DD0}	95	85	75	70	mA	6	
Precharge power-down standby current: All banks idle; CKE is LOW; CS is HIGH; ^t CK = ^t CK (MIN); Address and control inputs are switching; Data bus inputs are stable	I _{DD2P}	600	600	600	600	μA	7, 8	
Precharge power-down standby current: Clock stopped; All banks idle; CKE is LOW; CS is HIGH, CK = LOW, CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I _{DD2PS}	600	600	600	600	μA	7	
Precharge nonpower-down standby current: All banks idle; CKE = HIGH; CS = HIGH; ^t CK = ^t CK (MIN); Address and control inputs are switching; Data bus inputs are stable	I _{DD2N}	18	17	15	12	mA	9	
Precharge nonpower-down standby current: Clock stopped; All banks idle; CKE = HIGH; CS = HIGH; CK = LOW, CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I _{DD2NS}	14	13	8	8	mA	9	
Active power-down standby current: 1 bank active; CKE = LOW; CS = HIGH; ^t CK = ^t CK (MIN); Address and control inputs are switching; Data bus inputs are stable	I _{DD3P}	3.6	3.6	3.6	3.6	mA	8	
Active power-down standby current: Clock stopped; 1 bank active; CKE = LOW; CS = HIGH; CK = LOW; CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I _{DD3PS}	3.6	3.6	3.6	3.6	mA		
Active nonpower-down standby: 1 bank active; CKE = HIGH; CS = HIGH; ^t CK = ^t CK (MIN); Address and control inputs are switching; Data bus inputs are stable	I _{DD3N}	20	19	18	16	mA	6	
Active nonpower-down standby: Clock stopped; 1 bank active; CKE = HIGH; CS = HIGH; CK = LOW; CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I _{DD3NS}	16	15	14	12	mA	6	
Operating burst read: 1 bank active; BL = 4; CL = 3; ^t CK = ^t CK (MIN); Continuous READ bursts; I _{out} = 0mA; Address inputs are switching every 2 clock cycles; 50% data changing each burst	I _{DD4R}	150	145	135	125	mA	6	
Operating burst write: One bank active; BL = 4; ^t CK = ^t CK (MIN); Continuous WRITE bursts; Address inputs are switching; 50% data changing each burst	I _{DD4W}	150	145	135	125	mA	6	
Auto refresh: Burst refresh; CKE = HIGH; Address and control inputs are switching; Data bus inputs are stable	^t RFC = 138ns	I _{DD5}	100	100	100	100	mA	10
	^t RFC = ^t REFI	I _{DD5A}	15	15	15	14	mA	10, 11
Deep power-down current: Address and control pins are stable; Data bus inputs are stable	I _{DD8}	10	10	10	10	μA	7, 13	

Table 10: I_{DD} Specifications and Conditions, –40°C to +105°C (x16)

 Notes 1–5 apply to all the parameters/conditions in this table; V_{DD}/V_{DDQ} = 1.70–1.95V

Parameter/Condition	Symbol	Max				Unit	Notes	
		-5	-54	-6	-75			
Operating 1 bank active precharge current: $t_{RC} = t_{RC}(\text{MIN})$; $t_{CK} = t_{CK}(\text{MIN})$; CKE is HIGH; CS is HIGH between valid commands; Address inputs are switching every 2 clock cycles; Data bus inputs are stable	I _{DD0}	95	85	75	70	mA	6	
Precharge power-down standby current: All banks idle; CKE is LOW; CS is HIGH; $t_{CK} = t_{CK}(\text{MIN})$; Address and control inputs are switching; Data bus inputs are stable	I _{DD2P}	1200	1200	1200	1200	μA	7, 8	
Precharge power-down standby current: Clock stopped; All banks idle; CKE is LOW; CS is HIGH; CK = LOW, CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I _{DD2PS}	1200	1200	1200	1200	μA	7	
Precharge nonpower-down standby current: All banks idle; CKE = HIGH; CS = HIGH; $t_{CK} = t_{CK}(\text{MIN})$; Address and control inputs are switching; Data bus inputs are stable	I _{DD2N}	19	18	16	13	mA	9	
Precharge nonpower-down standby current: Clock stopped; All banks idle; CKE = HIGH; CS = HIGH; CK = LOW, CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I _{DD2NS}	15	14	9	9	mA	9	
Active power-down standby current: 1 bank active; CKE = LOW; CS = HIGH; $t_{CK} = t_{CK}(\text{MIN})$; Address and control inputs are switching; Data bus inputs are stable	I _{DD3P}	4.6	4.6	4.6	4.6	mA	8	
Active power-down standby current: Clock stopped; 1 bank active; CKE = LOW; CS = HIGH; CK = LOW; CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I _{DD3PS}	4.6	4.6	4.6	4.6	mA		
Active nonpower-down standby: 1 bank active; CKE = HIGH; CS = HIGH; $t_{CK} = t_{CK}(\text{MIN})$; Address and control inputs are switching; Data bus inputs are stable	I _{DD3N}	21	20	19	17	mA	6	
Active nonpower-down standby: Clock stopped; 1 bank active; CKE = HIGH; CS = HIGH; CK = LOW; CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I _{DD3NS}	15	15	15	13	mA	6	
Operating burst read: 1 bank active; BL = 4; $t_{CK} = t_{CK}(\text{MIN})$; Continuous READ bursts; I _{out} = 0mA; Address inputs are switching every 2 clock cycles; 50% data changing each burst	I _{DD4R}	135	130	120	110	mA	6	
Operating burst write: 1 bank active; BL = 4; $t_{CK} = t_{CK}(\text{MIN})$; Continuous WRITE bursts; Address inputs are switching; 50% data changing each burst	I _{DD4W}	135	130	120	110	mA	6	
Auto refresh: Burst refresh; CKE = HIGH; Address and control inputs are switching; Data bus inputs are stable	$t_{RFC} = 138\text{ns}$	I _{DD5}	100	100	100	100	mA	10
	$t_{RFC} = t_{REFI}$	I _{DD5A}	16	16	16	15	mA	10, 11
Deep power-down current: Address and control balls are stable; Data bus inputs are stable	I _{DD8}	15	15	15	15	μA	7, 13	