



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# Mobile Low-Power DDR SDRAM

**MT46H128M16LF – 32 Meg x 16 x 4 Banks**

**MT46H64M32LF – 16 Meg x 32 x 4 Banks**

**MT46H128M32L2 – 16 Meg x 32 x 4 Banks x 2**

**MT46H256M32L4 – 32 Meg x 16 x 4 Banks x 4**

**MT46H256M32R4 - 32 Meg x 16 x 4 Banks x 4**

## Features

- $V_{DD}/V_{DDQ} = 1.70\text{--}1.95\text{V}$
- Bidirectional data strobe per byte of data (DQS)
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Differential clock inputs (CK and CK#)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; center-aligned with data for WRITEs
- 4 internal banks for concurrent operation
- Data masks (DM) for masking write data; one mask per byte
- Programmable burst lengths (BL): 2, 4, 8, or 16
- Concurrent auto precharge option is supported
- Auto refresh and self refresh modes
- 1.8V LVC MOS-compatible inputs
- Temperature-compensated self refresh (TCSR)
- Partial-array self refresh (PASR)
- Deep power-down (DPD)
- Status read register (SRR)
- Selectable output drive strength (DS)
- Clock stop capability
- 64ms refresh; 32ms for the automotive temperature range

**Table 1: Key Timing Parameters (CL = 3)**

Speed Grade	Clock Rate	Access Time
-5	200 MHz	5.0ns
-54	185 MHz	5.0ns
-6	166 MHz	5.0ns
-75	133 MHz	6.0ns

## Options


- $V_{DD}/V_{DDQ}$ 
  - 1.8V/1.8VH
- Configuration
  - 128 Meg x 16 (32 Meg x 16 x 4 banks)
  - 64 Meg x 32 (16 Meg x 32 x 4 banks)128M16  
64M32
- Addressing
  - JEDEC-standard
  - Reduced page-size<sup>1</sup>
  - 4-die stack reduced page-size<sup>2</sup>
  - 2-die stack standard
  - 4-die stack standardLF  
LG  
R4  
L2  
L4
- Plastic "green" package
  - 60-ball VFBGA (10mm x 10mm)<sup>3</sup>
  - 90-ball VFBGA (9mm x 13mm)<sup>4</sup>B7  
CX
- PoP (plastic "green" package)
  - 168-ball VFBGA (12mm x 12mm)<sup>4</sup>
  - 168-ball WFBGA (12mm x 12mm)<sup>4</sup>
  - 168-ball WFBGA (12mm x 12mm)<sup>4</sup>
  - 240-ball WFBGA (14mm x 14mm)<sup>4</sup>JV  
KQ  
MA  
MC
- Timing – cycle time
  - 5ns @ CL = 3 (200 MHz)
  - 5.4ns @ CL = 3 (185 MHz)
  - 6ns @ CL = 3 (166 MHz)
  - 7.5ns @ CL = 3 (133 MHz)-5  
-54  
-6  
-75
- Power
  - Standard  $I_{DD2}/I_{DD6}$None
- Operating temperature range
  - Commercial (0° to +70°C)
  - Wireless (-25°C to +85°C)
  - Industrial (-40°C to +85°C)
  - Automotive (-40°C to +105°C)<sup>1</sup>None  
WT  
IT  
AT
- Design revision
  - :B

- Notes:
1. Contact factory for availability.
  2. Available in the 168-ball JV package only.
  3. Available only for x16 configuration.
  4. Available only for x32 configuration.

**Table 2: Configuration Addressing – 2Gb**

<b>Architecture</b>	<b>128 Meg x 16</b>	<b>64 Meg x 32</b>	<b>Reduced Page-Size Option 128 Meg x 16</b>	<b>Reduced Page-Size Option 64 Meg x 32</b>
Configuration	32 Meg x 16 x 4 banks	16 Meg x 32 x 4 banks	32 Meg x 16 x 4 banks	16 Meg x 32 x 4 banks
Refresh count	8K	8K	8K	8K
Row addressing	16K A[13:0]	16K A[13:0]	32K A[14:0]	32K A[14:0]
Column addressing	2K A11, A[9:0]	1K A[9:0]	1K A[9:0]	512 A[8:0]

See Package Block Diagrams (page 17) for descriptions of signal connections and die configurations for each respective architecture.

**Figure 1: 2Gb Mobile LPDDR Part Numbering**


## FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at [www.micron.com/decoder](http://www.micron.com/decoder).

## Contents

General Description .....	8
Functional Block Diagrams .....	9
Ball Assignments .....	11
Ball Descriptions .....	15
Package Block Diagrams .....	17
Package Dimensions .....	20
Electrical Specifications .....	26
Electrical Specifications – IDD Parameters .....	29
Electrical Specifications – AC Operating Conditions .....	35
Output Drive Characteristics .....	40
Functional Description .....	43
Commands .....	44
DESELECT .....	45
NO OPERATION .....	45
LOAD MODE REGISTER .....	45
ACTIVE .....	45
READ .....	46
WRITE .....	47
PRECHARGE .....	48
BURST TERMINATE .....	49
AUTO REFRESH .....	49
SELF REFRESH .....	50
DEEP POWER-DOWN .....	50
Truth Tables .....	51
State Diagram .....	56
Initialization .....	57
Standard Mode Register .....	60
Burst Length .....	61
Burst Type .....	61
CAS Latency .....	62
Operating Mode .....	63
Extended Mode Register .....	64
Temperature-Compensated Self Refresh .....	64
Partial-Array Self Refresh .....	65
Output Drive Strength .....	65
Status Read Register .....	66
Bank/Row Activation .....	68
READ Operation .....	69
WRITE Operation .....	80
PRECHARGE Operation .....	92
Auto Precharge .....	92
Concurrent Auto Precharge .....	93
AUTO REFRESH Operation .....	98
SELF REFRESH Operation .....	99
Power-Down .....	100
Deep Power-Down .....	102
Clock Change Frequency .....	104
Revision History .....	105
Rev. F – 11/12 .....	105
Rev. E – 04/12 .....	105



## 2Gb: x16, x32 Mobile LPDDR SDRAM Features

Rev. D – 01/12 .....	105
Rev. C – 09/11 .....	105
Rev. B – 03/11 .....	105
Rev. A – 02/11 .....	105

## List of Figures

Figure 1: 2Gb Mobile LPDDR Part Numbering .....	2
Figure 2: Functional Block Diagram (x16) .....	9
Figure 3: Functional Block Diagram (x32) .....	10
Figure 4: 60-Ball VFBGA – Top View, x16 only .....	11
Figure 5: 90-Ball VFBGA – Top View, x32 only .....	12
Figure 6: 168-Ball FBGA – 12mm x 12mm (Top View), x32 only .....	13
Figure 7: 240-Ball FBGA – 14mm x 14mm (Top View), x32 only .....	14
Figure 8: Single Rank, Single Channel (1 Die) Package Block Diagram .....	17
Figure 9: Dual Rank, Single Channel (2 Die) Package Block Diagram .....	18
Figure 10: Dual Rank, Single Channel (4 Die) Package Block Diagram .....	19
Figure 11: 60-Ball FBGA (10mm x 10mm), Package Code: B7 .....	20
Figure 12: 90-Ball FBGA (9mm x 13mm), Package Code: CX .....	21
Figure 13: 168-Ball FBGA (12mm x 12mm), Package Code: JV .....	22
Figure 14: 168-Ball FBGA (12mm x 12mm), Package Code: KQ .....	23
Figure 15: 168-Ball FBGA (12mm x 12mm), Package Code: MA .....	24
Figure 16: 240-Ball FBGA (14mm x 14mm), Package Code: MC .....	25
Figure 17: Typical Self Refresh Current vs. Temperature .....	34
Figure 18: ACTIVE Command .....	46
Figure 19: READ Command .....	47
Figure 20: WRITE Command .....	48
Figure 21: PRECHARGE Command .....	49
Figure 22: DEEP POWER-DOWN Command .....	50
Figure 23: Simplified State Diagram .....	56
Figure 24: Initialize and Load Mode Registers .....	58
Figure 25: Alternate Initialization with CKE LOW .....	59
Figure 26: Standard Mode Register Definition .....	60
Figure 27: CAS Latency .....	63
Figure 28: Extended Mode Register .....	64
Figure 29: Status Read Register Timing .....	66
Figure 30: Status Register Definition .....	67
Figure 31: READ Burst .....	70
Figure 32: Consecutive READ Bursts .....	71
Figure 33: Nonconsecutive READ Bursts .....	72
Figure 34: Random Read Accesses .....	73
Figure 35: Terminating a READ Burst .....	74
Figure 36: READ-to-WRITE .....	75
Figure 37: READ-to-PRECHARGE .....	76
Figure 38: Data Output Timing – $t_{DQSQ}$ , $t_{QH}$ , and Data Valid Window (x16) .....	77
Figure 39: Data Output Timing – $t_{DQSQ}$ , $t_{QH}$ , and Data Valid Window (x32) .....	78
Figure 40: Data Output Timing – $t_{AC}$ and $t_{DQSCK}$ .....	79
Figure 41: Data Input Timing .....	81
Figure 42: Write – DM Operation .....	82
Figure 43: WRITE Burst .....	83
Figure 44: Consecutive WRITE-to-WRITE .....	84
Figure 45: Nonconsecutive WRITE-to-WRITE .....	84
Figure 46: Random WRITE Cycles .....	85
Figure 47: WRITE-to-READ – Uninterrupting .....	86
Figure 48: WRITE-to-READ – Interrupting .....	87
Figure 49: WRITE-to-READ – Odd Number of Data, Interrupting .....	88
Figure 50: WRITE-to-PRECHARGE – Uninterrupting .....	89

Figure 51: WRITE-to-PRECHARGE – Interrupting .....	90
Figure 52: WRITE-to-PRECHARGE – Odd Number of Data, Interrupting .....	91
Figure 53: Bank Read – With Auto Precharge .....	94
Figure 54: Bank Read – Without Auto Precharge .....	95
Figure 55: Bank Write – With Auto Precharge .....	96
Figure 56: Bank Write – Without Auto Precharge .....	97
Figure 57: Auto Refresh Mode .....	98
Figure 58: Self Refresh Mode .....	100
Figure 59: Power-Down Entry (in Active or Precharge Mode) .....	101
Figure 60: Power-Down Mode (Active or Precharge) .....	102
Figure 61: Deep Power-Down Mode .....	103
Figure 62: Clock Stop Mode .....	104

## List of Tables

Table 1: Key Timing Parameters (CL = 3) .....	1
Table 2: Configuration Addressing – 2Gb .....	2
Table 3: Ball Descriptions .....	15
Table 4: Absolute Maximum Ratings .....	26
Table 5: AC/DC Electrical Characteristics and Operating Conditions .....	26
Table 6: Capacitance (x16, x32) .....	28
Table 7: $I_{DD}$ Specifications and Conditions, $-25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (x16) .....	29
Table 8: $I_{DD}$ Specifications and Conditions, $-25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (x32) .....	30
Table 9: $I_{DD}$ Specifications and Conditions, $-40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$ (x16) .....	31
Table 10: $I_{DD}$ Specifications and Conditions, $-40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$ (x32) .....	32
Table 11: $I_{DD6}$ Specifications and Conditions .....	33
Table 12: Electrical Characteristics and Recommended AC Operating Conditions .....	35
Table 13: Target Output Drive Characteristics (Full Strength) .....	40
Table 14: Target Output Drive Characteristics (Three-Quarter Strength) .....	41
Table 15: Target Output Drive Characteristics (One-Half Strength) .....	42
Table 16: Truth Table – Commands .....	44
Table 17: DM Operation Truth Table .....	45
Table 18: Truth Table – Current State Bank $n$ – Command to Bank $n$ .....	51
Table 19: Truth Table – Current State Bank $n$ – Command to Bank $m$ .....	53
Table 20: Truth Table – CKE .....	55
Table 21: Burst Definition Table .....	61

## General Description


The 2Gb Mobile low-power DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 2,147,483,648 bits. It is internally configured as a quad-bank DRAM. Each of the x16's 536,870,912-bit banks is organized as 16,384 rows by 2048 columns by 16 bits. Each of the x32's 536,870,912-bit banks is organized as 16,384 rows by 1024 columns by 32 bits. In the reduced page-size (LG) option, each of the x32's 536,870,912-bit banks is organized as 32,768 rows by 512 columns by 32 bits. In the reduced page-size (R4) option, each of the x16's 536,870,912-bit banks is organized as 32,768 rows by 1024 columns x 16 bits.


**Note:**

1. Throughout this data sheet, various figures and text refer to DQs as "DQ." DQ should be interpreted as any and all DQ collectively, unless specifically stated otherwise. Additionally, the x16 is divided into 2 bytes: the lower byte and the upper byte. For the lower byte (DQ[7:0]), DM refers to LDM and DQS refers to LDQS. For the upper byte (DQ[15:8]), DM refers to UDM and DQS refers to UDQS. The x32 is divided into 4 bytes. For DQ[7:0], DM refers to DM0 and DQS refers to DQS0. For DQ[15:8], DM refers to DM1 and DQS refers to DQS1. For DQ[23:16], DM refers to DM2 and DQS refers to DQS2. For DQ[31:24], DM refers to DM3 and DQS refers to DQS3.
2. Complete functionality is described throughout the document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
3. Any specific requirement takes precedence over a general statement.

## Functional Block Diagrams

**Figure 2: Functional Block Diagram (x16)**



**Figure 3: Functional Block Diagram (x32)**


## Ball Assignments

**Figure 4: 60-Ball VFBGA – Top View, x16 only**

	1	2	3	4	5	6	7	8	9
A	V <sub>SS</sub>	DQ15	V <sub>SSQ</sub>				V <sub>DDQ</sub>	DQ0	V <sub>DD</sub>
B	V <sub>DDQ</sub>	DQ13	DQ14				DQ1	DQ2	V <sub>SSQ</sub>
C	V <sub>SSQ</sub>	DQ11	DQ12				DQ3	DQ4	V <sub>DDQ</sub>
D	V <sub>DDQ</sub>	DQ9	DQ10				DQ5	DQ6	TEST <sup>1</sup>
E	V <sub>SSQ</sub>	UDQS	DQ8				DQ7	LDQS	V <sub>DDQ</sub>
F	V <sub>SS</sub>	UDM	NC				A13	LDM	V <sub>DD</sub>
G	CKE	CK	CK#				WE#	CAS#	RAS#
H	A9	A11	A12				CS#	BA0	BA1
J	A6	A7	A8				A10/AP	A0	A1
K	V <sub>SS</sub>	A4	A5				A2	A3	V <sub>DD</sub>

Notes:


1. D9 is a test pin that must be tied to V<sub>SS</sub> or V<sub>SSQ</sub> in normal operations.
2. Unused address pins become RFU.

**Figure 5: 90-Ball VFBGA – Top View, x32 only**


	1	2	3	4	5	6	7	8	9
A	V <sub>SS</sub>	DQ31	V <sub>SSQ</sub>				V <sub>DDQ</sub>	DQ16	V <sub>DD</sub>
B	V <sub>DDQ</sub>	DQ29	DQ30				DQ17	DQ18	V <sub>SSQ</sub>
C	V <sub>SSQ</sub>	DQ27	DQ28				DQ19	DQ20	V <sub>DDQ</sub>
D	V <sub>DDQ</sub>	DQ25	DQ26				DQ21	DQ22	TEST <sup>1</sup>
E	V <sub>SSQ</sub>	DQS3	DQ24				DQ23	DQS2	V <sub>DDQ</sub>
F	V <sub>DD</sub>	DM3	NC				A13	DM2	V <sub>SS</sub>
G	CKE	CK	CK#				WE#	CAS#	RAS#
H	A9	A11	A12				CS#	BA0	BA1
J	A6	A7	A8				A10/AP	A0	A1
K	A4	DM1	A5				A2	DM0	A3
L	V <sub>SSQ</sub>	DQS1	DQ8				DQ7	DQ50	V <sub>DDQ</sub>
M	V <sub>DDQ</sub>	DQ9	DQ10				DQ5	DQ6	V <sub>SSQ</sub>
N	V <sub>SSQ</sub>	DQ11	DQ12				DQ3	DQ4	V <sub>DDQ</sub>
P	V <sub>DDQ</sub>	DQ13	DQ14				DQ1	DQ2	V <sub>SSQ</sub>
R	V <sub>SS</sub>	DQ15	V <sub>SSQ</sub>				V <sub>DDQ</sub>	DQ0	V <sub>DD</sub>

Notes:

1. D9 is a test pin that must be tied to V<sub>SS</sub> or V<sub>SSQ</sub> in normal operations.
2. Unused address pins become RFU.

**Figure 6: 168-Ball FBGA – 12mm x 12mm (Top View), x32 only**


Note: 1. Although not bonded to the die, these pins may be connected on the package substrate.

**Figure 7: 240-Ball FBGA – 14mm x 14mm (Top View), x32 only**


## Ball Descriptions

The ball descriptions table is a comprehensive list of all possible balls for all supported packages. Not all balls listed are supported for a given package.

**Table 3: Ball Descriptions**


Symbol	Type	Description
CK, CK#	Input	Clock: CK is the system clock input. CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Input and output data is referenced to the crossing of CK and CK# (both directions of the crossing).
CKE CKE0, CKE1	Input	Clock enable: CKE HIGH activates, and CKE LOW deactivates, the internal clock signals, input buffers, and output drivers. Taking CKE LOW enables PRECHARGE power-down and SELF REFRESH operations (all banks idle), or ACTIVE power-down (row active in any bank). CKE is synchronous for all functions except SELF REFRESH exit. All input buffers (except CKE) are disabled during power-down and self refresh modes. CKE0 is used for a single LPDDR product. CKE1 is used for dual LPDDR products and is considered RFU for single LPDDR MCPs.
CS# CS0#, CS1#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code. CS0# is used for a single LPDDR product. CS1# is used for dual LPDDR products and is considered RFU for single LPDDR MCPs.
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered.
UDM, LDM (x16) DM[3:0] (x32)	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls.
BA0, BA1	Input	Bank address inputs: BA0 and BA1 define to which bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA0 and BA1 also determine which mode register is loaded during a LOAD MODE REGISTER command.
A[13:0]	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ or WRITE commands, to select one location out of the memory array in the respective bank. During a PRECHARGE command, A10 determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA0, BA1) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE REGISTER command. The maximum address range is dependent upon configuration. Unused address balls become RFU.
TEST	Input	Test pin: Must be tied to V <sub>SS</sub> or V <sub>SSQ</sub> in normal operations.
DQ[15:0] (x16) DQ[31:0] (x32)	Input/ output	Data input/output: Data bus for x16 and x32.
LDQS, UDQS (x16) DQS[3:0] (x32)	Input/ output	Data strobe: Output with read data, input with write data. DQS is edge-aligned with read data, center-aligned in write data. It is used to capture data.
TQ	Output	Temperature sensor output: TQ HIGH when LPDDR T <sub>J</sub> exceeds 85°C.
V <sub>DDQ</sub>	Supply	DQ power supply.

**Table 3: Ball Descriptions (Continued)**


Symbol	Type	Description
$V_{SSQ}$	Supply	DQ ground.
$V_{DD}$	Supply	Power supply.
$V_{SS}$	Supply	Ground.
NC	-	No connect: May be left unconnected.
RFU	-	Reserved for future use. Balls marked RFU may or may not be connected internally. These balls should not be used. Contact factory for details.

## Package Block Diagrams


Figure 8: Single Rank, Single Channel (1 Die) Package Block Diagram



**Figure 9: Dual Rank, Single Channel (2 Die) Package Block Diagram**




**Figure 10: Dual Rank, Single Channel (4 Die) Package Block Diagram**




## Package Dimensions

**Figure 11: 60-Ball FBGA (10mm x 10mm), Package Code: B7**




Notes:

1. All dimensions are in millimeters.
2. Solder ball material: SAC105 (98.5% Sn, 1% Ag, 0.5% Cu).

**Figure 12: 90-Ball FBGA (9mm x 13mm), Package Code: CX**


Notes: 1. All dimensions are in millimeters.  
2. Solder ball material: SAC105 (98.5% Sn, 1% Ag, 0.5% Cu).


**Figure 13: 168-Ball FBGA (12mm x 12mm), Package Code: JV**



**Notes:**


1. All dimensions are in millimeters.
2. Solder ball material: SAC105 (98.5% Sn, 1% Ag, 0.5% Cu).

**Figure 14: 168-Ball FBGA (12mm x 12mm), Package Code: KQ**




Notes: 1. All dimensions are in millimeters.  
2. Solder ball material: SAC105 (98.5% Sn, 1% Ag, 0.5% Cu).

**Figure 15: 168-Ball FBGA (12mm x 12mm), Package Code: MA**



**Figure 16: 240-Ball FBGA (14mm x 14mm), Package Code: MC**



Notes: 1. All dimensions are in millimeters.

2. Solder ball material: LF35 with OSP plating (98.25% Sn, 1.2% Ag, 0.5% Cu, 0.05% Ni).