



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# SIO RLDRAM 2

## MT49H16M18C – 16 Meg x 18 x 8 banks

### Features

- 533 MHz DDR operation (1.067 Gb/s/pin data rate)
- 38.4 Gb/s peak bandwidth (x36 at 533 MHz clock frequency)
- Organization
  - 16 Meg x 18 separate I/O
  - 8 banks
- Cyclic bank switching for maximum bandwidth
- Reduced cycle time (15ns at 533 MHz)
- Nonmultiplexed addresses (address multiplexing option available)
- SRAM-type interface
- Programmable READ latency (RL), row cycle time, and burst sequence length
- Balanced READ and WRITE latencies in order to optimize data bus utilization
- Data mask for WRITE commands
- Differential input clocks (CK, CK#)
- Differential input data clocks (DKx, DKx#)
- On-die DLL generates CK edge-aligned data and output data clock signals
- Data valid signal (QVLD)
- 32ms refresh (8K refresh for each bank; 64K refresh command must be issued in total each 32ms)
- HSTL I/O (1.5V or 1.8V nominal)
- 25–60Ω matched impedance outputs
- 2.5VV<sub>EXT</sub>, 1.8VV<sub>DD</sub>, 1.5V or 1.8VV<sub>DDQ</sub> I/O
- On-die termination (ODT) R<sub>TT</sub>

### Options <sup>1</sup>


- |  | Marking                   |
|--|---------------------------|
| • Clock cycle timing <ul style="list-style-type: none"><li>– 1.875ns @ t<sub>RC</sub> = 15ns</li><li>– 2.5ns @ t<sub>RC</sub> = 15ns</li><li>– 2.5ns @ t<sub>RC</sub> = 20ns</li><li>– 3.3ns @ t<sub>RC</sub> = 20ns</li></ul> | -18<br>-25E<br>-25<br>-33 |
| • Configuration <ul style="list-style-type: none"><li>– 16 Meg x 18</li></ul>  | 16M18                     |
| • Operating temperature range <ul style="list-style-type: none"><li>– Commercial (0° to +95°C)</li><li>– Industrial (T<sub>C</sub> = -40°C to +95°C; T<sub>A</sub> = -40°C to +85°C)</li></ul>                                 | None<br>IT                |
| • Package <ul style="list-style-type: none"><li>– 144-ball µBGA</li><li>– 144-ball µBGA (Pb-free)</li><li>– 144-ball FBGA</li><li>– 144-ball FBGA (Pb-free)</li></ul>  | FM<br>BM<br>TR<br>SJ      |
| • Revision   | :B                        |

Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on [micron.com](http://micron.com) for available offerings.

## BGA Part Marking Decoder

Due to space limitations, BGA-packaged components have an abbreviated part marking that is different from the part number. Micron's BGA Part Marking Decoder is available on Micron's Web site at [micron.com](http://micron.com).

**Figure 1: 288Mb RLDRAM 2 SIO Part Numbers**



## Contents

General Description .....	7
Functional Block Diagrams .....	8
Ball Assignments and Descriptions .....	9
Package Dimensions .....	11
Electrical Specifications – IDD .....	13
Absolute Maximum Ratings .....	16
AC and DC Operating Conditions .....	16
Input Slew Rate Derating .....	19
Temperature and Thermal Impedance .....	26
Commands .....	29
MODE REGISTER SET (MRS) Command .....	30
Configuration Tables .....	32
Burst Length (BL) .....	32
Address Multiplexing .....	34
DLL RESET .....	34
Drive Impedance Matching .....	34
On-Die Termination (ODT) .....	35
READ Command .....	36
WRITE Command .....	37
AUTO REFRESH (AREF) Command .....	38
INITIALIZATION Operation .....	39
WRITE Operations .....	42
READ Operations .....	46
AUTO REFRESH Operation .....	51
Operations with On-Die Termination .....	52
Multiplexed Address Mode .....	55
Command Description .....	55
Power-Up/Initialization Sequence .....	56
Mode Register .....	57
Address Mapping .....	58
Configuration Tables .....	58
REFRESH Command in Multiplexed Address Mode .....	59
IEEE 1149.1 Serial Boundary Scan Test Access Port .....	63
Disabling the Serial Boundary Scan Test Access Port .....	63
Test Access Port (TAP) .....	63
Test Clock (TCK) .....	63
Test Mode Select (TMS) .....	63
Test Data-In (TDI) .....	64
Test Data-Out (TDO) .....	64
TAP Controller .....	64
Test-Logic-Reset .....	64
Run-Test/Idle .....	64
Select-DR-Scan .....	64
Capture-DR .....	64
Shift-DR .....	64
Exit1-DR, Pause-DR, and Exit2-DR .....	65
Update-DR .....	65
Instruction Register States .....	65
TAP Reset .....	66
TAP Registers .....	66

Instruction Register .....	66
Bypass Register .....	66
Boundary Scan Register .....	67
Identification (ID) Register .....	67
TAP Instruction Set .....	68
EXTEST .....	68
IDCODE .....	68
SAMPLE/PRELOAD .....	68
CLAMP .....	69
High-Z .....	69
BYPASS .....	69
Reserved for Future Use .....	69

## List of Figures

Figure 1: 288Mb RLDRAM 2 SIO Part Numbers .....	2
Figure 2: State Diagram .....	7
Figure 3: 16 Meg x 18 Functional Block Diagram .....	8
Figure 4: 144-Ball µBGA .....	11
Figure 5: 144-Ball FBGA .....	12
Figure 6: Clock Input .....	18
Figure 7: Nominal $t_{AS}/t_{CS}/t_{DS}$ and $t_{AH}/t_{CH}/t_{DH}$ Slew Rate .....	22
Figure 8: Example Temperature Test Point Location .....	28
Figure 9: Mode Register Set .....	30
Figure 10: Mode Register Definition in Nonmultiplexed Address Mode .....	31
Figure 11: Read Burst Lengths .....	33
Figure 12: On-Die Termination-Equivalent Circuit .....	35
Figure 13: READ Command .....	36
Figure 14: WRITE Command .....	37
Figure 15: AUTO REFRESH Command .....	38
Figure 16: Power-Up/Initialization Sequence .....	40
Figure 17: Power-Up/Initialization Flow Chart .....	41
Figure 18: WRITE Burst .....	42
Figure 19: Consecutive WRITE-to-WRITE .....	43
Figure 20: WRITE-to-READ .....	44
Figure 21: WRITE – DM Operation .....	45
Figure 22: Basic READ Burst Timing .....	46
Figure 23: Consecutive READ Bursts (BL = 2) .....	47
Figure 24: Consecutive READ Bursts (BL = 4) .....	47
Figure 25: READ-to-WRITE .....	48
Figure 26: READ/WRITE Interleave .....	49
Figure 27: Read Data Valid Window for x18 Device .....	50
Figure 28: AUTO REFRESH Cycle .....	51
Figure 29: READ Burst with ODT .....	52
Figure 30: READ-NOP-READ with ODT .....	53
Figure 31: READ-to-WRITE with ODT .....	54
Figure 32: Command Description in Multiplexed Address Mode .....	55
Figure 33: Power-Up/Initialization Sequence in Multiplexed Address Mode .....	56
Figure 34: Mode Register Definition in Multiplexed Address Mode .....	57
Figure 35: Burst REFRESH Operation with Multiplexed Addressing .....	59
Figure 36: Consecutive WRITE Bursts with Multiplexed Addressing .....	59
Figure 37: WRITE-to-READ with Multiplexed Addressing .....	60
Figure 38: Consecutive READ Bursts with Multiplexed Addressing .....	61
Figure 39: READ-to-WRITE with Multiplexed Addressing .....	62
Figure 40: TAP Controller State Diagram .....	65
Figure 41: TAP Controller Block Diagram .....	65
Figure 42: JTAG Operation – Loading Instruction Code and Shifting Out Data .....	70
Figure 43: TAP Timing .....	70

## List of Tables

Table 1: 16 Meg x 18 Ball Assignments (Top View) 144-Ball BGA .....	9
Table 2: Ball Descriptions .....	9
Table 3: I <sub>DD</sub> Operating Conditions and Maximum Limits – Rev. A .....	13
Table 4: I <sub>DD</sub> Operating Conditions and Maximum Limits – Rev. B .....	14
Table 5: Absolute Maximum Ratings .....	16
Table 6: DC Electrical Characteristics and Operating Conditions .....	16
Table 7: Input AC Logic Levels .....	17
Table 8: Differential Input Clock Operating Conditions .....	18
Table 9: Address and Command Setup and Hold Derating Values .....	19
Table 10: Data Setup and Hold Derating Values .....	21
Table 11: Capacitance – μBGA .....	22
Table 12: Capacitance – FBGA .....	22
Table 13: AC Electrical Characteristics .....	23
Table 14: Temperature Limits .....	26
Table 15: Thermal Impedance .....	27
Table 16: Thermal Impedance .....	27
Table 17: Description of Commands .....	29
Table 18: Command Table .....	29
Table 19: Cycle Time and READ/WRITE Latency Configuration Table .....	32
Table 20: Address Widths at Different Burst Lengths .....	33
Table 21: On-Die Termination DC Parameters .....	35
Table 22: Address Mapping in Multiplexed Address Mode .....	58
Table 23: Cycle Time and READ/WRITE Latency Configuration Table in Multiplexed Mode .....	58
Table 24: Instruction Codes .....	68
Table 25: TAP Input AC Logic Levels .....	71
Table 26: TAP AC Electrical Characteristics .....	71
Table 27: TAP DC Electrical Characteristics and Operating Conditions .....	72
Table 28: Identification Register Definitions .....	72
Table 29: Scan Register Sizes .....	72
Table 30: Boundary Scan (Exit) Order .....	72

## General Description

The Micron<sup>®</sup> reduced latency DRAM (RLDRAM<sup>®</sup>) 2 is a high-speed memory device designed for high bandwidth data storage—telecommunications, networking, and cache applications, etc. The chip's 8-bank architecture is optimized for sustainable high-speed operation.

The DDR separate I/O interface transfers two data words per clock cycle at the I/O balls. The read port has dedicated data outputs to support READ operations, while the write port has dedicated input balls to support WRITE operations. Output data is referenced to the free-running output data clock. This architecture eliminates the need for high-speed bus turnaround.

Commands, addresses, and control signals are registered at every positive edge of the differential input clock, while input data is registered at both positive and negative edges of the input data clock(s).


Read and write accesses to the device are burst-oriented. The burst length (BL) is programmable from 2, 4, or 8 by setting the mode register.

The device is supplied with 2.5V and 1.8V for the core and 1.5V or 1.8V for the output drivers.

Bank-scheduled refresh is supported with the row address generated internally.


The µBGA 144-ball package is used to enable ultra high-speed data transfer rates and a simple upgrade path from early generation devices.

**Figure 2: State Diagram**



## Functional Block Diagrams

**Figure 3: 16 Meg x 18 Functional Block Diagram**



Notes:

1. Examples for BL = 2; column address will be reduced with an increase in burst length.
2. The "8" = (length of burst) x  $2^{\text{number of column addresses to WRITE FIFO and READ logic}}$ .

## Ball Assignments and Descriptions

**Table 1: 16 Meg x 18 Ball Assignments (Top View) 144-Ball BGA**

	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>	<b>8</b>	<b>9</b>	<b>10</b>	<b>11</b>	<b>12</b>
<b>A</b>	V <sub>REF</sub>	V <sub>SS</sub>	V <sub>EXT</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>EXT</sub>	TMS	TCK
<b>B</b>	V <sub>DD</sub>	D4	Q4	V <sub>SSQ</sub>					V <sub>SSQ</sub>	Q0	D0	V <sub>DD</sub>
<b>C</b>	V <sub>TT</sub>	D5	Q5	V <sub>DDQ</sub>					V <sub>DDQ</sub>	Q1	D1	V <sub>TT</sub>
<b>D</b>	A22 <sup>1</sup>	D6	Q6	V <sub>SSQ</sub>					V <sub>SSQ</sub>	QK0#	QK0	V <sub>SS</sub>
<b>E</b>	A21 <sup>2</sup>	D7	Q7	V <sub>DDQ</sub>					V <sub>DDQ</sub>	Q2	D2	A20 <sup>2</sup>
<b>F</b>	A5	D8	Q8	V <sub>SSQ</sub>					V <sub>SSQ</sub>	Q3	D3	QVLD
<b>G</b>	A8	A6	A7	V <sub>DD</sub>					V <sub>DD</sub>	A2	A1	A0
<b>H</b>	BA2	A9	V <sub>SS</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>SS</sub>	A4	A3
<b>J</b>	NF <sup>3</sup>	NF <sup>3</sup>	V <sub>DD</sub>	V <sub>DD</sub>					V <sub>DD</sub>	V <sub>DD</sub>	BA0	CK
<b>K</b>	DK	DK#	V <sub>DD</sub>	V <sub>DD</sub>					V <sub>DD</sub>	V <sub>DD</sub>	BA1	CK#
<b>L</b>	REF#	CS#	V <sub>SS</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>SS</sub>	A14	A13
<b>M</b>	WE#	A16	A17	V <sub>DD</sub>					V <sub>DD</sub>	A12	A11	A10
<b>N</b>	A18	D14	Q14	V <sub>SSQ</sub>					V <sub>SSQ</sub>	Q9	D9	A19
<b>P</b>	A15	D15	Q15	V <sub>DDQ</sub>					V <sub>DDQ</sub>	Q10	D10	DM
<b>R</b>	V <sub>SS</sub>	QK1	QK1#	V <sub>SSQ</sub>					V <sub>SSQ</sub>	Q11	D11	V <sub>SS</sub>
<b>T</b>	V <sub>TT</sub>	D16	Q16	V <sub>DDQ</sub>					V <sub>DDQ</sub>	Q12	D12	V <sub>TT</sub>
<b>U</b>	V <sub>DD</sub>	D17	Q17	V <sub>SSQ</sub>					V <sub>SSQ</sub>	Q13	D13	V <sub>DD</sub>
<b>V</b>	V <sub>REF</sub>	ZQ	V <sub>EXT</sub>	V <sub>SS</sub>					V <sub>SS</sub>	V <sub>EXT</sub>	TDO	TDI

- Notes:
1. Reserved for future use. This may be optionally connected to GND.
  2. Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may be optionally connected to GND.
  3. No function. This signal is internally connected and has parasitic characteristics of a clock input signal. This may be optionally connected to GND.

**Table 2: Ball Descriptions**


<b>Symbol</b>	<b>Type</b>	<b>Description</b>
A0–A19	Input	<b>Address inputs:</b> A0–A19 define the row and column addresses for READ and WRITE operations. During a MODE REGISTER SET, the address inputs define the register settings. They are sampled at the rising edge of CK.
BA0–BA2	Input	<b>Bank address inputs:</b> Select to which internal bank a command is being applied.
CK, CK#	Input	<b>Input clock:</b> CK and CK# are differential input clocks. Addresses and commands are latched on the rising edge of CK. CK# is ideally 180 degrees out of phase with CK.
CS#	Input	<b>Chip select:</b> CS# enables the command decoder when LOW and disables it when HIGH. When the command decoder is disabled, new commands are ignored, but internal operations continue.
D0–D17	Input	<b>Data input:</b> The D signals form the 18-bit input data bus. During WRITE commands, the data is sampled at both edges of DK.

**Table 2: Ball Descriptions (Continued)**


<b>Symbol</b>	<b>Type</b>	<b>Description</b>
DK, DK#	Input	<b>Input data clock:</b> DK and DK# are the differential input data clocks. All input data is referenced to both edges of DK. DK# is ideally 180 degrees out of phase with DK. D0–D17 are referenced to DK and DK#.
DM	Input	<b>Input data mask:</b> The DM signal is the input mask signal for WRITE data. Input data is masked when DM is sampled HIGH. DM is sampled on both edges of DK. Tie signal to ground if not used.
TCK	Input	<b>IEEE 1149.1 clock input:</b> This ball must be tied to V <sub>SS</sub> if the JTAG function is not used.
TMS, TDI	Input	<b>IEEE 1149.1 test inputs:</b> These balls may be left as no connects if the JTAG function is not used.
WE#, REF#	Input	<b>Command inputs:</b> Sampled at the positive edge of CK, WE# and REF# define (together with CS#) the command to be executed.
Q0–Q17	Output	<b>Data output:</b> The Q signals form the 18-bit output data bus. During READ commands, the data is referenced to both edges of QK.
QKx, QKx#	Output	<b>Output data clocks:</b> QKx and QKx# are opposite polarity, output data clocks. They are free-running, and during READs are edge-aligned with data output from the device. QKx# is ideally 180 degrees out of phase with QKx. QK0 and QK0# are aligned with Q0–Q8 and QK1 and QK1# are aligned with Q9–Q17.
QVLD	Output	<b>Data valid:</b> The QVLD pin indicates valid output data. QVLD is edge-aligned with QKx and QKx#.
TDO	Output	<b>IEEE 1149.1 test output:</b> JTAG output. This ball may be left as no connect if the JTAG function is not used.
ZQ	Reference	<b>External impedance (25–60Ω):</b> This signal is used to tune the device outputs to the system data bus impedance. Q output impedance is set to $0.2 \times R_Q$ , where R <sub>Q</sub> is a resistor from this signal to ground. Connecting ZQ to GND invokes the minimum impedance mode. Connecting ZQ to V <sub>DD</sub> invokes the maximum impedance mode. Refer to figure: Mode Register Definition in Nonmultiplexed Address Mode to activate this function.
V <sub>DD</sub>	Supply	<b>Power supply:</b> Nominally 1.8V. For range, see table: DC Electrical Characteristics and Operating Conditions.
V <sub>DDQ</sub>	Supply	<b>DQ power supply:</b> Nominally, 1.5V or 1.8V. Isolated on the device for improved noise immunity. For range, see table: DC Electrical Characteristics and Operating Conditions.
V <sub>EXT</sub>	Supply	<b>Power supply:</b> Nominally, 2.5V. For range, see table: DC Electrical Characteristics and Operating Conditions.
V <sub>REF</sub>	Supply	<b>Input reference voltage:</b> Nominally V <sub>DDQ</sub> /2. Provides a reference voltage for the input buffers.
V <sub>SS</sub>	Supply	Ground.
V <sub>SSQQ</sub>	Supply	<b>DQ ground:</b> Isolated on the device for improved noise immunity.
V <sub>TT</sub>	Supply	<b>Power supply:</b> Isolated termination supply. Nominally, V <sub>DDQ</sub> /2. For range, see table: DC Electrical Characteristics and Operating Conditions.
A20–A21	–	<b>Reserved for future use:</b> These signals are internally connected and can be treated as address inputs.
A22	–	<b>Reserved for future use:</b> This signal is not connected and can be connected to ground.
NF	–	<b>No function:</b> These balls can be connected to ground.

## Package Dimensions

**Figure 4: 144-Ball µBGA**



- Notes:
1. All dimensions are in millimeters.
  2. Solder Ball Material:  
SAC305 (96.5% Sn, 3% Ag, 0.5% Cu) or  
Eutectic (62% Sn, 36% Pb, 2% Ag)

**Figure 5: 144-Ball FBGA**


## Electrical Specifications – I<sub>DD</sub>

**Table 3: I<sub>DD</sub> Operating Conditions and Maximum Limits – Rev. A**

Description	Conditions	Symbol	-25	-33	-5	Unit
Standby current	$t_{CK}$ = Idle; All banks idle; No inputs toggling	I <sub>SB1</sub> ( $V_{DD}$ )	48	48	48	mA
		I <sub>SB1</sub> ( $V_{EXT}$ )	26	26	26	
Active standby current	$t_{CK}$ = MIN, CS# = 1; No commands; Bank address incremented and half address/data change once every 4 clock cycles	I <sub>SB2</sub> ( $V_{DD}$ )	288	233	189	mA
		I <sub>SB2</sub> ( $V_{EXT}$ )	26	26	26	
Operational current	BL = 2; $t_{CK}$ = MIN; $t_{RC}$ = MIN; 1 bank active; Half address changes once per $t_{RC}$ ; Read followed by write sequence	I <sub>DD1</sub> ( $V_{DD}$ )	348	305	255	mA
		I <sub>DD1</sub> ( $V_{EXT}$ )	41	36	36	
Operational current	BL = 4; $t_{CK}$ = MIN; $t_{RC}$ = MIN; 1 bank active; Half address changes once per $t_{RC}$ ; Read followed by write sequence	I <sub>DD2</sub> ( $V_{DD}$ )	362	319	269	mA
		I <sub>DD2</sub> ( $V_{EXT}$ )	48	42	42	
Operational current	BL = 8; $t_{CK}$ = MIN; $t_{RC}$ = MIN; 1 bank active; Half address changes once per $t_{RC}$ ; Read followed by write sequence	I <sub>DD3</sub> ( $V_{DD}$ )	408	368	286	mA
		I <sub>DD3</sub> ( $V_{EXT}$ )	55	48	48	
Burst refresh current	$t_{CK}$ = MIN; $t_{RC}$ = MIN; Cyclic bank refresh; Data inputs are switching	I <sub>REF1</sub> ( $V_{DD}$ )	785	615	430	mA
		I <sub>REF1</sub> ( $V_{EXT}$ )	133	111	105	
Distributed refresh current	$t_{CK}$ = MIN; $t_{RC}$ = MIN; Single bank refresh; Half address/data toggle	I <sub>REF2</sub> ( $V_{DD}$ )	325	267	221	mA
		I <sub>REF2</sub> ( $V_{EXT}$ )	48	42	42	
Operating burst write current example	BL = 2; $t_{CK}$ = MIN; $t_{RC}$ = MIN; Cyclic bank access; Half of address bits change every clock cycle; Continuous data	I <sub>DD2W</sub> ( $V_{DD}$ )	970	819	597	mA
		I <sub>DD2W</sub> ( $V_{EXT}$ )	100	90	69	
Operating burst write current example	BL = 4; $t_{CK}$ = MIN; $t_{RC}$ = MIN; Cyclic bank access; Half of address bits change every 2 clock cycles; Continuous data	I <sub>DD4W</sub> ( $V_{DD}$ )	779	609	439	mA
		I <sub>DD4W</sub> ( $V_{EXT}$ )	88	77	63	
Operating burst write current example	BL = 8; $t_{CK}$ = MIN; $t_{RC}$ = MIN; Cyclic bank access; Half of address bits change every 4 clock cycles; Continuous data	I <sub>DD8W</sub> ( $V_{DD}$ )	668	525	364	mA
		I <sub>DD8W</sub> ( $V_{EXT}$ )	60	51	40	
Operating burst read current example	BL = 2; Cyclic bank access; Half of address bits change every clock cycle; Measurement is taken during continuous READ	I <sub>DD2R</sub> ( $V_{DD}$ ) x18	860	735	525	mA
		I <sub>DD2R</sub> ( $V_{EXT}$ )	100	90	69	
Operating burst read current example	BL = 4; Cyclic bank access; Half of address bits change every 2 clocks; Measurement is taken during continuous READ	I <sub>DD4R</sub> ( $V_{DD}$ ) x18	680	525	380	mA
		I <sub>DD4R</sub> ( $V_{EXT}$ )	88	77	63	
Operating burst read current example	BL = 8; Cyclic bank access; Half of address bits change every 4 clock cycles; Measurement is taken during continuous READ	I <sub>DD8R</sub> ( $V_{DD}$ ) x18	570	450	310	mA
		I <sub>DD8R</sub> ( $V_{EXT}$ )	60	51	40	

**Table 4: I<sub>DD</sub> Operating Conditions and Maximum Limits – Rev. B**

Description	Conditions	Symbol	-18	-25E	-25	-33	Unit
Standby current	$t_{CK}$ = Idle; All banks idle; No inputs toggling	I <sub>SB1</sub> ( $V_{DD}$ )	55	55	55	55	mA
		I <sub>SB1</sub> ( $V_{EXT}$ )	5	5	5	5	
Active standby current	$t_{CK}$ = MIN, CS# = 1; No commands; Bank address incremented and half address/data change once every 4 clock cycles	I <sub>SB2</sub> ( $V_{DD}$ )	250	215	215	190	mA
		I <sub>SB2</sub> ( $V_{EXT}$ )	5	5	5	5	
Operational current	BL = 2; $t_{CK}$ = MIN; $t_{RC}$ = MIN; 1 bank active; Half address changes once per $t_{RC}$ ; Read followed by write sequence	I <sub>DD1</sub> ( $V_{DD}$ )	310	285	260	225	mA
		I <sub>DD1</sub> ( $V_{EXT}$ )	10	10	10	10	
Operational current	BL = 4; $t_{CK}$ = MIN; $t_{RC}$ = MIN; 1 bank active; Half address changes once per $t_{RC}$ ; Read followed by write sequence	I <sub>DD2</sub> ( $V_{DD}$ )	315	290	260	220	mA
		I <sub>DD2</sub> ( $V_{EXT}$ )	10	10	10	10	
Operational current	BL = 8; $t_{CK}$ = MIN; $t_{RC}$ = MIN; 1 bank active; Half address changes once per $t_{RC}$ ; Read followed by write sequence	I <sub>DD3</sub> ( $V_{DD}$ )	330	305	275	230	mA
		I <sub>DD3</sub> ( $V_{EXT}$ )	15	15	15	15	
Burst refresh current	$t_{CK}$ = MIN; $t_{RC}$ = MIN; Cyclic bank refresh; Data inputs are switching	I <sub>REF1</sub> ( $V_{DD}$ )	660	540	530	430	mA
		I <sub>REF1</sub> ( $V_{EXT}$ )	45	30	30	25	
Distributed refresh current	$t_{CK}$ = MIN; $t_{RC}$ = MIN; Single bank refresh; Half address/data toggle	I <sub>REF2</sub> ( $V_{DD}$ )	295	265	250	215	mA
		I <sub>REF2</sub> ( $V_{EXT}$ )	10	10	10	10	
Operating burst write current example	BL = 2; $t_{CK}$ = MIN; $t_{RC}$ = MIN; Cyclic bank access; Half of address bits change every clock cycle; Continuous data	I <sub>DD2W</sub> ( $V_{DD}$ )	830	655	655	530	mA
		I <sub>DD2W</sub> ( $V_{EXT}$ )	40	35	35	30	
Operating burst write current example	BL = 4; $t_{CK}$ = MIN; $t_{RC}$ = MIN; Cyclic bank access; Half of address bits change every 2 clock cycles; Continuous data	I <sub>DD4W</sub> ( $V_{DD}$ )	580	465	465	385	mA
		I <sub>DD4W</sub> ( $V_{EXT}$ )	25	20	20	20	
Operating burst write current example	BL = 8; $t_{CK}$ = MIN; $t_{RC}$ = MIN; Cyclic bank access; Half of address bits change every 4 clock cycles; Continuous data	I <sub>DD8W</sub> ( $V_{DD}$ )	445	370	370	305	mA
		I <sub>DD8W</sub> ( $V_{EXT}$ )	25	20	20	20	
Operating burst read current example	BL = 2; Cyclic bank access; Half of address bits change every clock cycle; Measurement is taken during continuous READ	I <sub>DD2R</sub> ( $V_{DD}$ ) x18	805	640	640	515	mA
		I <sub>DD2R</sub> ( $V_{EXT}$ )	40	35	35	30	
Operating burst read current example	BL = 4; Cyclic bank access; Half of address bits change every 2 clocks; Measurement is taken during continuous READ	I <sub>DD4R</sub> ( $V_{DD}$ ) x18	545	440	440	365	mA
		I <sub>DD4R</sub> ( $V_{EXT}$ )	25	20	20	20	
Operating burst read current example	BL = 8; Cyclic bank access; Half of address bits change every 4 clock cycles; Measurement is taken during continuous READ	I <sub>DD8R</sub> ( $V_{DD}$ ) x18	410	335	335	280	mA
		I <sub>DD8R</sub> ( $V_{EXT}$ )	25	20	20	20	

- Notes:
1. I<sub>DD</sub> specifications are tested after the device is properly initialized.  $+0^{\circ}\text{C} \leq T_c \leq +95^{\circ}\text{C}$ ;  $+1.7\text{V} \leq V_{DD} \leq +1.9\text{V}$ ,  $+2.38\text{V} \leq V_{EXT} \leq +2.63\text{V}$ ,  $+1.4\text{V} \leq V_{DDQ} \leq V_{DD}$ ,  $V_{REF} = V_{DDQ}/2$ .
  2.  $t_{CK} = t_{DK} = \text{MIN}$ ;  $t_{RC} = \text{MIN}$ .
  3. Input slew rate is specified in the Input AC Logic Levels table.
  4. Definitions for I<sub>DD</sub> conditions:
    - LOW is defined as  $V_{IN} \leq V_{IL(\text{AC})} \text{ MAX}$ .

- 4b. HIGH is defined as  $V_{IN} \geq V_{IH(AC)}$  MAX.
- 4c. Stable is defined as inputs remaining at a HIGH or LOW level.
- 4d. Floating is defined as inputs at  $V_{REF} = V_{DDQ}/2$ .
- 4e. Continuous is defined as half the D or Q signals changing between HIGH and LOW every half clock cycle (twice per clock).
- 4f. Continuous address is defined as half the address signals changing between HIGH and LOW every clock cycle (once per clock).
- 4g. Sequential bank access is defined as the bank address incrementing by one every  $t_{RC}$ .
- 4h. Cyclic bank access is defined as the bank address incrementing by one for each command access. For BL = 2, this is every clock; for BL = 4, this is every other clock; and for BL = 8, this is every fourth clock.
5. CS# is HIGH unless a READ, WRITE, AREF, or MRS command is registered. CS# never transitions more than once per clock cycle.
6. I<sub>DD</sub> parameters are specified with ODT disabled.
7. Tests for AC timing, I<sub>DD</sub>, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operations are tested for the full voltage range specified.
8. IDD tests may use a  $V_{IL}$ -to- $V_{IH}$  swing of up to 1.5V in the test environment, but input timing is still referenced to  $V_{REF}$  (or to the crossing point for CK/CK#). Parameter specifications are tested for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 2 V/ns in the range between  $V_{IL(AC)}$  and  $V_{IH(AC)}$ .

## Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 5: Absolute Maximum Ratings**

Parameter	Min	Max	Units
I/O voltage	-0.3	$V_{DDQ} + 0.3$	V
Voltage on $V_{EXT}$ supply relative to $V_{SS}$	-0.3	+2.8	V
Voltage on $V_{DD}$ supply relative to $V_{SS}$	-0.3	+2.1	V
Voltage on $V_{DDQ}$ supply relative to $V_{SS}$	-0.3	+2.1	V

## AC and DC Operating Conditions

**Table 6: DC Electrical Characteristics and Operating Conditions**

Description	Conditions	Symbol	Min	Max	Units	Notes
Supply voltage	-	$V_{EXT}$	2.38	2.63	V	
Supply voltage	-	$V_{DD}$	1.7	1.9	V	2
Isolated output buffer supply	-	$V_{DDQ}$	1.4	$V_{DD}$	V	2, 3
Reference voltage	-	$V_{REF}$	$0.49 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	4, 5, 6
Termination voltage	-	$V_{TT}$	$0.95 \times V_{REF}$	$1.05 \times V_{REF}$	V	7, 8
Input high (logic 1) voltage	-	$V_{IH}$	$V_{REF} + 0.1$	$V_{DDQ} + 0.3$	V	2
Input low (logic 0) voltage	-	$V_{IL}$	$V_{SS} - 0.3$	$V_{REF} - 0.1$	V	2
Output high current	$V_{OH} = V_{DDQ}/2$	$I_{OH}$	$(V_{DDQ}/2)/$ $(1.15 \times RQ/5)$	$(V_{DDQ}/2)/$ $(0.85 \times RQ/5)$	A	9, 10, 11
Output low current	$V_{OL} = V_{DDQ}/2$	$I_{OL}$	$(V_{DDQ}/2)/$ $(1.15 \times RQ/5)$	$(V_{DDQ}/2)/$ $(0.85 \times RQ/5)$	A	9, 10, 11
Clock input leakage current	$0V \leq V_{IN} \leq V_{DD}$	$I_{LC}$	-5	5	$\mu A$	
Input leakage current	$0V \leq V_{IN} \leq V_{DD}$	$I_{LI}$	-5	5	$\mu A$	
Output leakage current	$0V \leq V_{IN} \leq V_{DDQ}$	$I_{LO}$	-5	5	$\mu A$	
Reference voltage current	-	$I_{REF}$	-5	5	$\mu A$	


- Notes:
- Applies to the entire table: Unless otherwise noted:  $+0^{\circ}C \leq T_C \leq +95^{\circ}C$ ;  $+1.7V \leq V_{DD} \leq +1.9V$
  - All voltages referenced to  $V_{SS}$  (GND).
  - Overshoot:  $V_{IH(AC)} \leq V_{DD} + 0.7V$  for  $t \leq t^{CK}/2$ . Undershoot:  $V_{IL(AC)} \geq -0.5V$  for  $t \leq t^{CK}/2$ . During normal operation,  $V_{DDQ}$  must not exceed  $V_{DD}$ . Control input signals may not have pulse widths less than  $t^{CK}/2$  or operate at frequencies exceeding  $t^{CK}$  (MAX).
  - $V_{DDQ}$  can be set to a nominal  $1.5V \pm 0.1V$  or  $1.8V \pm 0.1V$  supply.
  - Typically the value of  $V_{REF}$  is expected to be  $0.5 \times V_{DDQ}$  of the transmitting device.  $V_{REF}$  is expected to track variations in  $V_{DDQ}$ .
  - Peak-to-peak AC noise on  $V_{REF}$  must not exceed  $\pm 2\% V_{REF(DC)}$ .

7.  $V_{REF}$  is expected to equal  $V_{DDQ}/2$  of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on  $V_{REF}$  may not exceed  $\pm 2\%$  of the DC value. Thus, from  $V_{DDQ}/2$ ,  $V_{REF}$  is allowed  $\pm 2\% V_{DDQ}/2$  for DC error and an additional  $\pm 2\% V_{DDQ}/2$  for AC noise. This measurement is to be taken at the nearest  $V_{REF}$  bypass capacitor.
8.  $V_{TT}$  is expected to be set equal to  $V_{REF}$  and must track variations in the DC level of  $V_{REF}$ .
9. On-die termination may be selected using mode register bit 9 (see figure: Mode Register Definition in Nonmultiplexed Address Mode). A resistance  $R_{TT}$  from each data input signal to the nearest  $V_{TT}$  can be enabled.  $R_{TT} = 125\text{--}185\Omega$  at  $95^\circ\text{C } T_C$ .
10.  $I_{OH}$  and  $I_{OL}$  are defined as absolute values and are measured at  $V_{DDQ}/2$ .  $I_{OH}$  flows from the device,  $I_{OL}$  flows into the device.
11. If MRS bit A8 is 0, use  $R_Q = 250\Omega$  in the equation in lieu of presence of an external impedance matched resistor.
12. For  $V_{OL}$  and  $V_{OH}$ , refer to the RLDRAM 2, HSPICE, or IBIS driver models.

**Table 7: Input AC Logic Levels**

Description	Symbol	Min	Max	Units
Input high (logic 1) voltage	$V_{IH}$	$V_{REF} + 0.2$	—	V
Input low (logic 0) voltage	$V_{IL}$	—	$V_{REF} - 0.2$	V

- Notes:
1. Unless otherwise noted:  $+0^\circ\text{C} \leq T_C \leq +95^\circ\text{C}$ ;  $+1.7\text{V} \leq V_{DD} \leq +1.9\text{V}$
  2. All voltages referenced to  $V_{SS}$  (GND).
  3. The AC and DC input level specifications are as defined in the HSTL standard (that is, the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
  4. The minimum slew rate for the input signals used to test the device is 2 V/ns in the range between  $V_{il(AC)}$  and  $V_{ih(AC)}$  (see figure below).




**Table 8: Differential Input Clock Operating Conditions**

Notes 1–5 apply to the entire table.

Parameter/Condition	Symbol	Min	Max	Units	Notes
Clock input voltage level: CK and CK#	$V_{IN(DC)}$	-0.3	$V_{DDQ} + 0.3$	V	
Clock input differential voltage: CK and CK#	$V_{ID(DC)}$	0.2	$V_{DDQ} + 0.6$	V	5
Clock input differential voltage: CK and CK#	$V_{ID(AC)}$	0.4	$V_{DDQ} + 0.6$	V	5
Clock input crossing point voltage: CK and CK#	$V_{IX(AC)}$	$V_{DDQ}/2 - 0.15$	$V_{DDQ}/2 + 0.15$	V	6

- Notes:
1. Unless otherwise noted:  $+0^\circ\text{C} \leq T_C \leq +95^\circ\text{C}$ ;  $+1.7\text{V} \leq V_{DD} \leq +1.9\text{V}$
  2. CK# and CK# have the same requirements as CK and CK#.
  3. All voltages referenced to  $V_{SS}$  (GND).
  4. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross. The input reference level for signals other than CK/CK# is  $V_{REF}$ .
  5. CK and CK# input slew rate must be  $\geq 2\text{ V/ns}$  ( $\geq 4\text{ V/ns}$  if measured differentially).
  6.  $V_{ID}$  is the magnitude of the difference between the input level on CK and the input level on CK#.
  7. The value of  $V_{IX}$  is expected to equal  $V_{DDQ}/2$  of the transmitting device and must track variations in the DC level of the same.

**Figure 6: Clock Input**


- Notes:
1. CK and CK# must cross within this region.
  2. CK and CK# must meet at least  $V_{ID(DC)}$  MIN when static and centered around  $V_{DDQ}/2$ .
  3. Minimum peak-to-peak swing.
  4. It is a violation to tri-state CK and CK# after the part is initialized.

## Input Slew Rate Derating

The following two tables define the address, command, and data setup and hold derating values. These values are added to the default  $t_{AS}/t_{CS}/t_{DS}$  and  $t_{AH}/t_{CH}/t_{DH}$  specifications when the slew rate of any of these input signals is less than the 2 V/ns the nominal setup and hold specifications are based upon.

To determine the setup and hold time needed for a given slew rate, add the  $t_{AS}/t_{CS}$  default specification to the “ $t_{AS}/t_{CS} V_{REF}$  to CK/CK# Crossing” and the  $t_{AH}/t_{CH}$  default specification to the “ $t_{AH}/t_{CH} CK/CK# Crossing to V_{REF}$ ” derated values on the Address and Command Setup and Hold Derating Values table. The derated data setup and hold values can be determined in a like manner using the “ $t_{DS} V_{REF}$  to CK/CK# Crossing” and “ $t_{DH}$  to CK/CK# Crossing to  $V_{REF}$ ” values on the Data Setup and Hold Derating Values table. The derating values on the Address and Command Setup and Hold Derating Values table and the Data Setup and Hold Derating Values table apply to all speed grades.

The setup times on the Address and Command Setup and Hold Derating Values table and the Data Setup and Hold Derating Values table represent a rising signal. In this case, the time from which the rising signal crosses  $V_{IH(AC)}$  min to the CK/CK# cross point is static and must be maintained across all slew rates. The derated setup timing represents the point at which the rising signal crosses  $V_{REF(DC)}$  to the CK/CK# cross point. This derated value is calculated by determining the time needed to maintain the given slew rate and the delta between  $V_{IH(AC)}$  MIN and the CK/CK# cross point. The setup values in the Address and Command Setup and Hold Derating Values table and the Data Setup and Hold Derating Values table are also valid for falling signals (with respect to  $V_{IH(AC)}$  max and the CK/CK# cross point).

The hold times in the Address and Command Setup and Hold Derating Values table and the Data Setup and Hold Derating Values table represent falling signals. In this case, the time from which the falling signal crosses the CK/CK# cross point to when the signal crosses  $V_{IH(DC)}$  MIN is static and must be maintained across all slew rates. The derated hold timing represents the delta between the CK/CK# cross point to when the falling signal crosses  $V_{REF(DC)}$ . This derated value is calculated by determining the time needed to maintain the given slew rate and the delta between the CK/CK# cross point and  $V_{IH(DC)}$ . The hold values in the Address and Command Setup and Hold Derating Values table and the Data Setup and Hold Derating Values table are also valid for rising signals (with respect to  $V_{IL(DC)}$  max and the CK and CK# cross point).

**Table 9: Address and Command Setup and Hold Derating Values**


Command/ Address Slew Rate (V/ns)	$t_{AS}/t_{CS} V_{REF}$ to CK/CK# Crossing	$t_{AS}/t_{CS} V_{IH(AC)}$ Min to CK/CK# Cross- ing	$t_{AH}/t_{CH} CK/CK#$ Crossing to $V_{REF}$	$t_{AH}/t_{CH} CK/CK#$ Crossing to $V_{IH(DC)}$ Min	Units
<b>CK, CK# Differential Slew Rate: 2.0 V/ns</b>					
2.0	0	-100	0	-50	ps
1.9	5	-100	3	-50	ps
1.8	11	-100	6	-50	ps
1.7	18	-100	9	-50	ps
1.6	25	-100	13	-50	ps
1.5	33	-100	17	-50	ps

**Table 9: Address and Command Setup and Hold Derating Values (Continued)**

<b>Command/ Address Slew Rate (V/ns)</b>	<b><math>t_{AS}/t_{CS}</math> V<sub>REF</sub> to CK/CK# Crossing</b>	<b><math>t_{AS}/t_{CS}</math> V<sub>IH(AC)</sub> Min to CK/CK# Cross- ing</b>	<b><math>t_{AH}/t_{CH}</math> CK/CK# Crossing to V<sub>REF</sub></b>	<b><math>t_{AH}/t_{CH}</math> CK/CK# Crossing to V<sub>IH(DC)</sub> Min</b>	<b>Units</b>
1.4	43	-100	22	-50	ps
1.3	54	-100	27	-50	ps
1.2	67	-100	34	-50	ps
1.1	82	-100	41	-50	ps
1.0	100	-100	50	-50	ps
<b>CK, CK# Differential Slew Rate: 1.5 V/ns</b>					
2.0	30	-70	30	-20	ps
1.9	35	-70	33	-20	ps
1.8	41	-70	36	-20	ps
1.7	48	-70	39	-20	ps
1.6	55	-70	43	-20	ps
1.5	63	-70	47	-20	ps
1.4	73	-70	52	-20	ps
1.3	84	-70	57	-20	ps
1.2	97	-70	64	-20	ps
1.1	112	-70	71	-20	ps
1.0	130	-70	80	-20	ps
<b>CK, CK# Differential Slew Rate: 1.0 V/ns</b>					
2.0	60	-40	60	10	ps
1.9	65	-40	63	10	ps
1.8	71	-40	66	10	ps
1.7	78	-40	69	10	ps
1.6	85	-40	73	10	ps
1.5	93	-40	77	10	ps
1.4	103	-40	82	10	ps
1.3	114	-40	87	10	ps
1.2	127	-40	94	10	ps
1.1	142	-40	101	10	ps
1.0	160	-40	110	10	ps

**Table 10: Data Setup and Hold Derating Values**

<b>Data Slew Rate (V/ns)</b>	<b><math>t_{DS}</math> V<sub>REF</sub> to CK/CK# Crossing</b>	<b><math>t_{DS}</math> V<sub>IH(AC)</sub> Min to CK/CK# Crossing</b>	<b><math>t_{DH}</math> CK/CK# Crossing to V<sub>REF</sub></b>	<b><math>t_{DH}</math> CK/CK# Crossing to V<sub>IH(DC)</sub> Min</b>	<b>Units</b>
<b>DK, DK# Differential Slew Rate: 2.0 V/ns</b>					
2.0	0	-100	0	-50	ps
1.9	5	-100	3	-50	ps
1.8	11	-100	6	-50	ps
1.7	18	-100	9	-50	ps
1.6	25	-100	13	-50	ps
1.5	33	-100	17	-50	ps
1.4	43	-100	22	-50	ps
1.3	54	-100	27	-50	ps
1.2	67	-100	34	-50	ps
1.1	82	-100	41	-50	ps
1.0	100	-100	50	-50	ps
<b>DK, DK# Differential Slew Rate: 1.5 V/ns</b>					
2.0	30	-70	30	-20	ps
1.9	35	-70	33	-20	ps
1.8	41	-70	36	-20	ps
1.7	48	-70	39	-20	ps
1.6	55	-70	43	-20	ps
1.5	63	-70	47	-20	ps
1.4	73	-70	52	-20	ps
1.3	84	-70	57	-20	ps
1.2	97	-70	64	-20	ps
1.1	112	-70	71	-20	ps
1.0	130	-70	80	-20	ps
<b>DK, DK# Differential Slew Rate: 1.0 V/ns</b>					
2.0	60	-40	60	10	ps
1.9	65	-40	63	10	ps
1.8	71	-40	66	10	ps
1.7	78	-40	69	10	ps
1.6	85	-40	73	10	ps
1.5	93	-40	77	10	ps
1.4	103	-40	82	10	ps
1.3	114	-40	87	10	ps
1.2	127	-40	94	10	ps
1.1	142	-40	101	10	ps
1.0	160	-40	110	10	ps

**Figure 7: Nominal t<sub>AS</sub>/t<sub>CS</sub>/t<sub>DS</sub> and t<sub>AH</sub>/t<sub>CH</sub>/t<sub>DH</sub> Slew Rate**

**Table 11: Capacitance – μBGA**

Description	Symbol	Conditions	Min	Max	Units
Address/control input capacitance	$C_I$	$T_A = 25^\circ\text{C}; f = 100 \text{ MHz}$ $V_{DD} = V_{DDQ} = 1.8\text{V}$	1.0	2.0	pF
Input/output capacitance (D, Q, DM, and QK/QK#)	$C_O$		3.0	4.5	pF
Clock capacitance (CK/CK#, and DK/DK#)	$C_{CK}$		1.5	2.5	pF
JTAG pins	$C_{JTAG}$		1.5	4.5	pF

Notes:

1. Capacitance is not tested on ZQ pin.
2. JTAG pins are tested at 50 MHz.

**Table 12: Capacitance – FBGA**

Description	Symbol	Conditions	Min	Max	Units
Address/control input capacitance	$C_I$	$T_A = 25^\circ\text{C}; f = 100 \text{ MHz}$ $V_{DD} = V_{DDQ} = 1.8\text{V}$	1.5	2.5	pF
Input/output capacitance (D, Q, DM, and QK/QK#)	$C_O$		3.5	5.0	pF
Clock capacitance (CK/CK#, and DK/DK#)	$C_{CK}$		2.0	3.0	pF
JTAG pins	$C_{JTAG}$		2.0	5.0	pF

Notes:

1. Capacitance is not tested on ZQ pin.
2. JTAG pins are tested at 50 MHz.

**Table 13: AC Electrical Characteristics**

Notes 1-4 apply to the entire table.


<b>Description</b>	<b>Symbol</b>	<b>-18</b>		<b>-25E</b>		<b>-25</b>		<b>-33</b>		<b>-5</b>		<b>Units</b>	<b>Notes</b>
		<b>Min</b>	<b>Max</b>										
<b>Clock</b>													
Input clock cycle time	$t_{CK}$	1.875	5.7	2.5	5.7	2.5	5.7	3.3	5.7	5.0	5.7	ns	
Input data clock cycle time	$t_{DK}$	$t_{CK}$		ns									
Clock jitter: period	$t_{JITper}$	-100	100	-150	150	-150	150	-200	200	-250	250	ps	5, 6
Clock jitter: cycle-to-cycle	$t_{JITcc}$		200		300		300		400		500	ps	
Clock HIGH time	$t_{CKH}, t_{DKH}$	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$	
Clock LOW time	$t_{CKL}, t_{DKL}$	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$	
Clock to input data clock	$t_{CKDK}$	-0.3	0.3	-0.45	0.5	-0.3	0.5	-0.3	1.0	-0.3	1.5	ns	
Mode register set cycle time to any command	$t_{MRSC}$	6	-	6	-	6	-	6	-	6	-	$t_{CK}$	
<b>Setup Times</b>													
Address/command and input setup time	$t_{AS}/t_{CS}$	0.3	-	0.4	-	0.4	-	0.5	-	0.8	-	ns	
Data-in and data mask to DK setup time	$t_{DS}$	0.17	-	0.25	-	0.25	-	0.3	-	0.4	-	ns	
<b>Hold Times</b>													
Address/command and input hold time	$t_{AH}/t_{CH}$	0.3	-	0.4	-	0.4	-	0.5	-	0.8	-	ns	
Data-in and data mask to DK hold time	$t_{DH}$	0.17	-	0.25	-	0.25	-	0.3	-	0.4	-	ns	
<b>Data and Data Strobe</b>													
Output data clock HIGH time	$t_{QKH}$	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	$t_{CKH}$	
Output data clock LOW time	$t_{QKL}$	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	$t_{CKL}$	
Half-clock period	$t_{QHP}$	MIN ( $t_{QKH}, t_{QKL}$ )	-	-									

**Table 13: AC Electrical Characteristics (Continued)**

Notes 1-4 apply to the entire table.

<b>Description</b>	<b>Symbol</b>	<b>-18</b>		<b>-25E</b>		<b>-25</b>		<b>-33</b>		<b>-5</b>		<b>Units</b>	<b>Notes</b>
		<b>Min</b>	<b>Max</b>										
QK edge to clock edge skew	$t_{CKQK}$	-0.2	0.2	-0.25	0.25	-0.25	0.25	-0.3	0.3	-0.5	0.5	ns	
QK edge to output data edge	$t_{QKQ0}$ , $t_{QKQ1}$	-0.12	0.12	-0.2	0.2	-0.2	0.2	-0.25	0.25	-0.3	0.3	ns	7
QK edge to any output data edge	$t_{QKQ}$	-0.22	0.22	-0.3	0.3	-0.3	0.3	-0.35	0.35	-0.4	0.4	ns	8
QK edge to QVLD	$t_{QKVLD}$	-0.22	0.22	-0.3	0.3	-0.3	0.3	-0.35	0.35	-0.4	0.4	ns	
Data valid window	$t_{DVW}$	$t_{QHP} - (t_{QKQx [MAX]} +   t_{QKQx [MIN]} )$	-	$t_{QHP} - (t_{QKQx [MAX]} +   t_{QKQx [MIN]} )$	-	$t_{QHP} - (t_{QKQx [MAX]} +   t_{QKQx [MIN]} )$	-	$t_{QHP} - (t_{QKQx [MAX]} +   t_{QKQx [MIN]} )$	-	$t_{QHP} - (t_{QKQx [MAX]} +   t_{QKQx [MIN]} )$	-	-	
<b>Refresh</b>													
Average periodic refresh interval	$t_{REFI}$	-	0.49	-	0.49	-	0.49	-	0.49	-	0.49	$\mu s$	9

- Notes:
1. All timing parameters are measured relative to the crossing point of CK/CK#, DK/DK# and to the crossing point with  $V_{REF}$  of the command, address, and data signals.
  2. Outputs measured with equivalent load:



3. Tests for AC timing,  $I_{DD}$ , and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operations are tested for the full voltage range specified.
4. AC timing may use a  $V_{IL}$ -to- $V_{IH}$  swing of up to 1.5V in the test environment, but input timing is still referenced to  $V_{REF}$  (or to the crossing point for CK/CK#), and parameter specifications are tested for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 2 V/ns in the range between  $V_{IL(AC)}$  and  $V_{IH(AC)}$ .
5. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
6. Frequency drift is not allowed.
7.  $t_{QKQ0}$  is referenced to Q0–Q8 and  $t_{QKQ1}$  is referenced to Q9–Q17 for a x18 device. For a x9 device, Q0–Q8 are referenced to  $t_{QKQ0}$  (x9 is only available in the 576Mb design).
8.  $t_{QKQ}$  takes into account the skew between any QKx and any Q.

9. To improve efficiency, eight AREF commands (one for each bank) can be posted to the device on consecutive cycles at periodic intervals of 3.90 $\mu$ s.