



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



CIO RLDRAM 2

MT49H32M9 – 32 Meg x 9 x 8 Banks

MT49H16M18 – 16 Meg x 18 x 8 Banks

MT49H8M36 – 8 Meg x 36 x 8 Banks

Features

- 533 MHz DDR operation (1.067 Gb/s/pin data rate)
- 38.4 Gb/s peak bandwidth (x36 at 533 MHz clock frequency)
- Organization
 - 32 Meg x 9, 16 Meg x 18, and 8 Meg x 36
- 8 internal banks for concurrent operation and maximum bandwidth
- Reduced cycle time (15ns at 533 MHz)
- Nonmultiplexed addresses (address multiplexing option available)
- SRAM-type interface
- Programmable READ latency (RL), row cycle time, and burst sequence length
- Balanced READ and WRITE latencies in order to optimize data bus utilization
- Data mask for WRITE commands
- Differential input clocks (CK, CK#)
- Differential input data clocks (DKx, DKx#)
- On-die DLL generates CK edge-aligned data and output data clock signals
- Data valid signal (QVLD)
- 32ms refresh (8K refresh for each bank; 64K refresh command must be issued in total each 32ms)
- HSTL I/O (1.5V or 1.8V nominal)
- 25–60Ω matched impedance outputs
- 2.5V V_{EXT}, 1.8V V_{DD}, 1.5V or 1.8V V_{DDQ} I/O
- On-die termination (ODT) R_{TT}

Options¹

- Clock cycle timing
 - 1.875ns @ t_{RC} = 15ns
 - 2.5ns @ t_{RC} = 15ns
 - 2.5ns @ t_{RC} = 20ns
 - 3.3ns @ t_{RC} = 20ns
 - 5.0ns @ t_{RC} = 20ns
- Configuration
 - 32 Meg x 9
 - 16 Meg x 18
 - 8 Meg x 36
- Operating temperature
 - Commercial (0° to +95°C)
 - Industrial (T_C = –40°C to +95°C; T_A = –40°C to +85°C)
- Package
 - 144-ball μBGA
 - 144-ball μBGA (Pb-free)
 - 144-ball FBGA
 - 144-ball FBGA (Pb-free)
- Revision

Marking


- 18
- 25E
- 25
- 33
- 5
- 32M9
- 16M18
- 8M36
- None
- IT
- FM
- BM
- TR
- SJ
- :B

Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on micron.com for available offerings.

BGA Marking Decoder

Due to space limitations, BGA-packaged components have an abbreviated part marking that is different from the part number. Micron's BGA Part Marking Decoder is available on Micron's web site at micron.com.

Figure 1: 288Mb RDRAM 2 CIO Part Numbers





Contents

General Description	7
Functional Block Diagrams	8
Ball Assignments and Descriptions	11
Package Dimensions	16
Electrical Specifications – I _{DD}	18
Absolute Maximum Ratings	22
AC and DC Operating Conditions	22
Input Slew Rate Derating	25
Capacitance	28
AC Electrical Characteristics	29
Temperature and Thermal Impedance	32
Commands	34
MODE REGISTER SET (MRS) Command	35
Configuration Tables	37
Burst Length (BL)	37
Address Multiplexing	39
DLL RESET	39
Drive Impedance Matching	39
On-Die Termination (ODT)	40
READ Command	41
WRITE Command	42
AUTO REFRESH (AREF) Command	43
INITIALIZATION Operation	44
READ Operations	47
WRITE Operations	53
AUTO REFRESH Operation	58
On-Die Termination	59
Multiplexed Address Mode	62
Configuration Tables	66
REFRESH Command in Multiplexed Address Mode	66
IEEE 1149.1 Serial Boundary Scan (JTAG)	71
Disabling the JTAG Feature	71
Test Access Port (TAP)	71
Test Clock (TCK)	71
Test Mode Select (TMS)	71
Test Data-In (TDI)	72
Test Data-Out (TDO)	72
TAP Controller	73
Test-Logic-Reset	73
Run-Test/Idle	73
Select-DR-Scan	73
Capture-DR	73
Shift-DR	73
Exit1-DR, Pause-DR, and Exit2-DR	73
Update-DR	73
Instruction Register States	73
TAP Reset	74
TAP Registers	75
Instruction Register	75
Bypass Register	75



Boundary Scan Register	75
Identification (ID) Register	75
TAP Instruction Set	76
EXTEST	76
IDCODE	76
SAMPLE/PRELOAD	76
CLAMP	77
High-Z	77
BYPASS	77
Reserved for Future Use	77

List of Figures

Figure 1: 288Mb RLDRAM 2 CIO Part Numbers	2
Figure 2: State Diagram	7
Figure 3: 32 Meg x 9 Functional Block Diagram	8
Figure 4: 16 Meg x 18 Functional Block Diagram	9
Figure 5: 8 Meg x 36 Functional Block Diagram	10
Figure 6: 144-Ball μ BGA	16
Figure 7: 144-Ball FBGA	17
Figure 8: Minimum Slew Rate	23
Figure 9: Clock Input	24
Figure 10: Nominal $t_{AS}/t_{CS}/t_{DS}$ and $t_{AH}/t_{CH}/t_{DH}$ Slew Rate	28
Figure 11: AC Outputs – Equivalent Load	31
Figure 12: Example Temperature Test Point Location	33
Figure 13: Mode Register Set	35
Figure 14: Mode Register Definition in Nonmultiplexed Address Mode	36
Figure 15: Read Burst Lengths	38
Figure 16: On-Die Termination-Equivalent Circuit	40
Figure 17: READ Command	41
Figure 18: WRITE Command	42
Figure 19: AUTO REFRESH Command	43
Figure 20: Power-Up/Initialization Sequence	45
Figure 21: Power-Up/Initialization Flow Chart	46
Figure 22: Basic READ Burst Timing	47
Figure 23: Consecutive READ Bursts (BL = 2)	48
Figure 24: Consecutive READ Bursts (BL = 4)	49
Figure 25: READ-to-WRITE	49
Figure 26: Read Data Valid Window for x9 Device	50
Figure 27: Read Data Valid Window for x18 Device	51
Figure 28: Read Data Valid Window for x36 Device	52
Figure 29: WRITE Burst	53
Figure 30: Consecutive WRITE-to-WRITE	54
Figure 31: WRITE-to-READ	55
Figure 32: WRITE-to-READ – Separated by Two NOP Commands	56
Figure 33: WRITE – DM Operation	57
Figure 34: AUTO REFRESH Cycle	58
Figure 35: READ Burst with ODT	59
Figure 36: READ-NOP-READ with ODT	60
Figure 37: READ-to-WRITE with ODT	61
Figure 38: Command Description in Multiplexed Address Mode	62
Figure 39: Power-Up/Initialization Sequence in Multiplexed Address Mode	63
Figure 40: Mode Register Definition in Multiplexed Address Mode	64
Figure 41: Burst REFRESH Operation with Multiplexed Addressing	66
Figure 42: Consecutive WRITE Bursts with Multiplexed Addressing	67
Figure 43: WRITE-to-READ with Multiplexed Addressing	68
Figure 44: Consecutive READ Bursts with Multiplexed Addressing	69
Figure 45: READ-to-WRITE with Multiplexed Addressing	70
Figure 46: TAP Controller State Diagram	74
Figure 47: TAP Controller Block Diagram	74
Figure 48: JTAG Operation – Loading Instruction Code and Shifting Out Data	78
Figure 49: TAP Timing	78

List of Tables

Table 1: 32 Meg x 9 Ball Assignments (Top View)	11
Table 2: 16 Meg x 18 Ball Assignments (Top View)	12
Table 3: 8 Meg x 36 Ball Assignments (Top View)	13
Table 4: Ball Descriptions	14
Table 5: I _{DD} Operating Conditions and Maximum Limits – Rev. A	18
Table 6: I _{DD} Operating Conditions and Maximum Limits – Rev. B	20
Table 7: Absolute Maximum Ratings	22
Table 8: DC Electrical Characteristics and Operating Conditions	22
Table 9: Input AC Logic Levels	23
Table 10: Differential Input Clock Operating Conditions	24
Table 11: Address and Command Setup and Hold Derating Values	25
Table 12: Data Setup and Hold Derating Values	27
Table 13: Capacitance – μBGA	28
Table 14: Capacitance – FBGA	28
Table 15: AC Electrical Characteristics	29
Table 16: Temperature Limits	32
Table 17: Thermal Impedance	33
Table 18: Thermal Impedance	33
Table 19: Description of Commands	34
Table 20: Command Table	34
Table 21: Cycle Time and READ/WRITE Latency Configuration Table	37
Table 22: Address Widths at Different Burst Lengths	38
Table 23: On-Die Termination DC Parameters	40
Table 24: Address Mapping in Multiplexed Address Mode	65
Table 25: Cycle Time and READ/WRITE Latency Configuration in Multiplexed Mode	66
Table 26: Instruction Codes	76
Table 27: TAP Input AC Logic Levels	79
Table 28: TAP AC Electrical Characteristics	79
Table 29: TAP DC Electrical Characteristics and Operating Conditions	80
Table 30: Identification Register Definitions	80
Table 31: Scan Register Sizes	80
Table 32: Boundary Scan (Exit) Order	80

General Description

The Micron® reduced latency DRAM (RLDRAM®) 2 is a high-speed memory device designed for high-bandwidth data storage such as telecommunications, networking, and cache applications. The chip's 8-bank architecture is optimized for sustainable high-speed operation.

The DDR I/O interface transfers two data words per clock cycle at the I/O balls. Output data is referenced to the free-running output data clock.

Commands, addresses, and control signals are registered at every positive edge of the differential input clock, while input data is registered at both positive and negative edges of the input data clock(s).


Read and write accesses to the device are burst-oriented. The burst length (BL) is programmable to 2, 4, or 8 by setting the mode register.

The device is supplied with 2.5V and 1.8V for the core and 1.5V or 1.8V for the output drivers.

Bank-scheduled refresh is supported with the row address generated internally.


The 144-ball package is used to enable ultra high-speed data transfer rates and a simple upgrade path from early generation devices.

Figure 2: State Diagram




Functional Block Diagrams

Figure 3: 32 Meg x 9 Functional Block Diagram




- Notes: 1. Examples for BL = 2; column address will be reduced with an increase in burst length.
2. $16 = (\text{length of burst}) \times 2^{(\text{number of column addresses to WRITE FIFO and READ logic})}$.

Figure 4: 16 Meg x 18 Functional Block Diagram



- Notes:
1. Examples for BL = 2; column address will be reduced with an increase in burst length.
 2. $8 = (\text{length of burst}) \times 2^{(\text{number of column addresses to WRITE FIFO and READ logic})}$.

Figure 5: 8 Meg x 36 Functional Block Diagram



- Notes:
1. Examples for BL = 2; column address will be reduced with an increase in burst length.
 2. $4 = (\text{length of burst}) \times 2^{(\text{number of column addresses to WRITE FIFO and READ logic})}$.

Ball Assignments and Descriptions

Table 1: 32 Meg x 9 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9	10	11	12
A	V _{REF}	V _{SS}	V _{EXT}	V _{SS}					V _{SS}	V _{EXT}	TMS	TCK
B	V _{DD}	DNU ⁴	DNU ⁴	V _{SSQ}					V _{SSQ}	DQ0	DNU ⁴	V _{DD}
C	V _{TT}	DNU ⁴	DNU ⁴	V _{DDQ}					V _{DDQ}	DQ1	DNU ⁴	V _{TT}
D	A22 ¹	DNU ⁴	DNU ⁴	V _{SSQ}					V _{SSQ}	QK0#	QK0	V _{SS}
E	A21 ²	DNU ⁴	DNU ⁴	V _{DDQ}					V _{DDQ}	DQ2	DNU ⁴	A20
F	A5	DNU ⁴	DNU ⁴	V _{SSQ}					V _{SSQ}	DQ3	DNU ⁴	QVLD
G	A8	A6	A7	V _{DD}					V _{DD}	A2	A1	A0
H	B2	A9	V _{SS}	V _{SS}					V _{SS}	V _{SS}	A4	A3
J	NF ³	NF ³	V _{DD}	V _{DD}					V _{DD}	V _{DD}	B0	CK
K	DK	DK#	V _{DD}	V _{DD}					V _{DD}	V _{DD}	B1	CK#
L	REF#	CS#	V _{SS}	V _{SS}					V _{SS}	V _{SS}	A14	A13
M	WE#	A16	A17	V _{DD}					V _{DD}	A12	A11	A10
N	A18	DNU ⁴	DNU ⁴	V _{SSQ}					V _{SSQ}	DQ4	DNU ⁴	A19
P	A15	DNU ⁴	DNU ⁴	V _{DDQ}					V _{DDQ}	DQ5	DNU ⁴	DM
R	V _{SS}	DNU ⁴	DNU ⁴	V _{SSQ}					V _{SSQ}	DQ6	DNU ⁴	V _{SS}
T	V _{TT}	DNU ⁴	DNU ⁴	V _{DDQ}					V _{DDQ}	DQ7	DNU ⁴	V _{TT}
U	V _{DD}	DNU ⁴	DNU ⁴	V _{SSQ}					V _{SSQ}	DQ8	DNU ⁴	V _{DD}
V	V _{REF}	ZQ	V _{EXT}	V _{SS}					V _{SS}	V _{EXT}	TDO	TDI

- Notes:
1. Reserved for future use. This signal is not connected.
 2. Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal.
 3. No function. This signal is internally connected and has parasitic characteristics of a clock input signal. This may optionally be connected to GND.
 4. Do not use. This signal is internally connected and has parasitic characteristics of a I/O. This may optionally be connected to GND. Note that if ODT is enabled on Rev. A die, these pins will be connected to V_{TT}. The DNU pins are High-Z on Rev. B die when ODT is enabled.

Table 2: 16 Meg x 18 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9	10	11	12
A	V _{REF}	V _{SS}	V _{EXT}	V _{SS}					V _{SS}	V _{EXT}	TMS	TCK
B	V _{DD}	DNU ⁴	DQ4	V _{SSQ}					V _{SSQ}	DQ0	DNU ⁴	V _{DD}
C	V _{TT}	DNU ⁴	DQ5	V _{DDQ}					V _{DDQ}	DQ1	DNU ⁴	V _{TT}
D	A22 ¹	DNU ⁴	DQ6	V _{SSQ}					V _{SSQ}	QK0#	QK0	V _{SS}
E	A21 ²	DNU ⁴	DQ7	V _{DDQ}					V _{DDQ}	DQ2	DNU ⁴	A20 ²
F	A5	DNU ⁴	DQ8	V _{SSQ}					V _{SSQ}	DQ3	DNU ⁴	QVLD
G	A8	A6	A7	V _{DD}					V _{DD}	A2	A1	A0
H	B2	A9	V _{SS}	V _{SS}					V _{SS}	V _{SS}	A4	A3
J	NF ³	NF ³	V _{DD}	V _{DD}					V _{DD}	V _{DD}	B0	CK
K	DK	DK#	V _{DD}	V _{DD}					V _{DD}	V _{DD}	B1	CK#
L	REF#	CS#	V _{SS}	V _{SS}					V _{SS}	V _{SS}	A14	A13
M	WE#	A16	A17	V _{DD}					V _{DD}	A12	A11	A10
N	A18	DNU ⁴	DQ14	V _{SSQ}					V _{SSQ}	DQ9	DNU ⁴	A19
P	A15	DNU ⁴	DQ15	V _{DDQ}					V _{DDQ}	DQ10	DNU ⁴	DM
R	V _{SS}	QK1	QK1#	V _{SSQ}					V _{SSQ}	DQ11	DNU ⁴	V _{SS}
T	V _{TT}	DNU ⁴	DQ16	V _{DDQ}					V _{DDQ}	DQ12	DNU ⁴	V _{TT}
U	V _{DD}	DNU ⁴	DQ17	V _{SSQ}					V _{SSQ}	DQ13	DNU ⁴	V _{DD}
V	V _{REF}	ZQ	V _{EXT}	V _{SS}					V _{SS}	V _{EXT}	TDO	TDI

- Notes:
1. Reserved for future use. This may optionally be connected to GND.
 2. Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to GND.
 3. No function. This signal is internally connected and has parasitic characteristics of a clock input signal. This may optionally be connected to GND.
 4. Do not use. This signal is internally connected and has parasitic characteristics of a I/O. This may optionally be connected to GND. Note that if ODT is enabled on Rev. A die, these pins will be connected to V_{TT}. The DNU pins are High-Z on Rev. B die when ODT is enabled.

Table 3: 8 Meg x 36 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9	10	11	12
A	V _{REF}	V _{SS}	V _{EXT}	V _{SS}					V _{SS}	V _{EXT}	TMS	TCK
B	V _{DD}	DQ8	DQ9	V _{SSQ}					V _{SSQ}	DQ1	DQ0	V _{DD}
C	V _{TT}	DQ10	DQ11	V _{DDQ}					V _{DDQ}	DQ3	DQ2	V _{TT}
D	A22	DQ12	DQ13	V _{SSQ}					V _{SSQ}	QK0#	QK0	V _{SS}
E	A21 ²	DQ14	DQ15	V _{DDQ}					V _{DDQ}	DQ5	DQ4	A20 ²
F	A5	DQ16	DQ17	V _{SSQ}					V _{SSQ}	DQ7	DQ6	QVLD
G	A8	A6	A7	V _{DD}					V _{DD}	A2	A1	A0
H	B2	A9	V _{SS}	V _{SS}					V _{SS}	V _{SS}	A4	A3
J	DK0	DK0#	V _{DD}	V _{DD}					V _{DD}	V _{DD}	B0	CK
K	DK1	DK1#	V _{DD}	V _{DD}					V _{DD}	V _{DD}	B1	CK#
L	REF#	CS#	V _{SS}	V _{SS}					V _{SS}	V _{SS}	A14	A13
M	WE#	A16	A17	V _{DD}					V _{DD}	A12	A11	A10
N	A18	DQ24	DQ25	V _{SSQ}					V _{SSQ}	DQ35	DQ34	A19 ²
P	A15	DQ22	DQ23	V _{DDQ}					V _{DDQ}	DQ33	DQ32	DM
R	V _{SS}	QK1	QK1#	V _{SSQ}					V _{SSQ}	DQ31	DQ30	V _{SS}
T	V _{TT}	DQ20	DQ21	V _{DDQ}					V _{DDQ}	DQ29	DQ28	V _{TT}
U	V _{DD}	DQ18	DQ19	V _{SSQ}					V _{SSQ}	DQ27	DQ26	V _{DD}
V	V _{REF}	ZQ	V _{EXT}	V _{SS}					V _{SS}	V _{EXT}	TDO	TDI

- Notes:
1. Reserved for future use. This may optionally be connected to GND.
 2. Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to GND.

Table 4: Ball Descriptions


Symbol	Type	Description
A0–A20	Input	Address inputs: A0–A20 define the row and column addresses for READ and WRITE operations. During a MODE REGISTER SET, the address inputs define the register settings. They are sampled at the rising edge of CK.
BA0–BA2	Input	Bank address inputs: Select to which internal bank a command is being applied.
CK, CK#	Input	Input clock: CK and CK# are differential input clocks. Addresses and commands are latched on the rising edge of CK. CK# is ideally 180 degrees out of phase with CK.
CS#	Input	Chip select: CS# enables the command decoder when LOW and disables it when HIGH. When the command decoder is disabled, new commands are ignored, but internal operations continue.
DK, DK#	Input	Input data clock: DK and DK# are the differential input data clocks. All input data is referenced to both edges of DK. DK# is ideally 180 degrees out of phase with DK. For the x36 device, DQ0–DQ17 are referenced to DK0 and DK0# and DQ18–DQ35 are referenced to DK1 and DK1#. For the x9 and x18 devices, all DQs are referenced to DK and DK#. All DKx and DKx# pins must always be supplied to the device.
DM	Input	Input data mask: The DM signal is the input mask signal for WRITE data. Input data is masked when DM is sampled HIGH. DM is sampled on both edges of DK (DK1 for the x36 configuration). Tie signal to ground if not used.
TCK	Input	IEEE 1149.1 clock input: This ball must be tied to V _{SS} if the JTAG function is not used.
TMS, TDI	Input	IEEE 1149.1 test inputs: These balls may be left as no connects if the JTAG function is not used.
WE#, REF#	Input	Command inputs: Sampled at the positive edge of CK, WE# and REF# define (together with CS#) the command to be executed.
DQ0–DQ35	I/O	Data input: The DQ signals form the 36-bit data bus. During READ commands, the data is referenced to both edges of QKx. During WRITE commands, the data is sampled at both edges of DK.
ZQ	Reference	External impedance (25–60Ω): This signal is used to tune the device outputs to the system data bus impedance. DQ output impedance is set to 0.2 × RQ, where RQ is a resistor from this signal to ground. Connecting ZQ to GND invokes the minimum impedance mode. Connecting ZQ to V _{DD} invokes the maximum impedance mode. Refer to the Mode Register Definition in Nonmultiplexed Address Mode figure to activate this function.
QKx, QKx#	Output	Output data clocks: QKx and QKx# are opposite polarity, output data clocks. They are free-running, and during READs, are edge-aligned with data output from the RLD RAM. QKx# is ideally 180 degrees out of phase with QKx. For the x36 device, QK0 and QK0# are aligned with DQ0–DQ17, and QK1 and QK1# are aligned with DQ18–DQ35. For the x18 device, QK0 and QK0# are aligned with DQ0–DQ8, while QK1 and QK1# are aligned with Q9–Q17. For the x9 device, all DQs are aligned with QK0 and QK0#.
QVLD	Output	Data valid: The QVLD pin indicates valid output data. QVLD is edge-aligned with QKx and QKx#.
TDO	Output	IEEE 1149.1 test output: JTAG output. This ball may be left as no connect if the JTAG function is not used.
V _{DD}	Supply	Power supply: Nominally, 1.8V. See the DC Electrical Characteristics and Operating Conditions table for range.
V _{DDQ}	Supply	DQ power supply: Nominally, 1.5V or 1.8V. Isolated on the device for improved noise immunity. See the DC Electrical Characteristics and Operating Conditions table for range.
V _{EXT}	Supply	Power supply: Nominally, 2.5V. See the DC Electrical Characteristics and Operating Conditions table for range.

Table 4: Ball Descriptions (Continued)

Symbol	Type	Description
V _{REF}	Supply	Input reference voltage: Nominally V _{DDQ} /2. Provides a reference voltage for the input buffers.
V _{SS}	Supply	Ground.
V _{SSQ}	Supply	DQ ground: Isolated on the device for improved noise immunity.
V _{TT}	Supply	Power supply: Isolated termination supply. Nominally, V _{DDQ} /2. See the DC Electrical Characteristics and Operating Conditions table for range.
A21	–	Reserved for future use: This signal is internally connected and can be treated as an address input.
A22	–	Reserved for future use: This signal is not connected and can be connected to ground.
DNU	–	Do not use: These balls may be connected to ground. Note that if ODT is enabled on Rev. A die, these pins will be connected to V _{TT} . The DNU pins are High-Z on Rev. B die when ODT is enabled.
NF	–	No function: These balls can be connected to ground.


Package Dimensions

Figure 6: 144-Ball μ BGA



- Notes:
1. All dimensions are in millimeters.
 2. Solder Ball Material:
SAC305 (96.5% Sn, 3% Ag, 0.5% Cu) or
Eutectic (62% Sn, 36% Pb, 2% Ag)

Figure 7: 144-Ball FBGA



- Notes: 1. All dimensions are in millimeters.
2. Solder ball material: SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).

Electrical Specifications – I_{DD}

Table 5: I_{DD} Operating Conditions and Maximum Limits – Rev. A

Notes appear after Rev. B table

Description	Condition	Symbol	-25	-33	-5	Units
Standby current	t _{CK} = idle; All banks idle; No inputs toggling	I _{SB1} (V _{DD}) x9/x18	48	48	48	mA
		I _{SB1} (V _{DD}) x36	48	48	48	
		I _{SB1} (V _{EXT})	26	26	26	
Active standby current	CS# = 1; No commands; Bank address incremented and half address/data change once every 4 clock cycles	I _{SB2} (V _{DD}) x9/x18	288	233	189	mA
		I _{SB2} (V _{DD}) x36	288	233	189	
		I _{SB2} (V _{EXT})	26	26	26	
Operational current	BL = 2; Sequential bank access; Bank transitions once every t _{RC} ; Half address transitions once every t _{RC} ; Read followed by write sequence; continuous data during WRITE commands	I _{DD1} (V _{DD}) x9/x18	348	305	255	mA
		I _{DD1} (V _{DD}) x36	374	343	292	
		I _{DD1} (V _{EXT})	41	36	36	
Operational current	BL = 4; Sequential bank access; Bank transitions once every t _{RC} ; Half address transitions once every t _{RC} ; Read followed by write sequence; Continuous data during WRITE commands	I _{DD2} (V _{DD}) x9/x18	362	319	269	mA
		I _{DD2} (V _{DD}) x36	418	389	339	
		I _{DD2} (V _{EXT})	48	42	42	
Operational current	BL = 8; Sequential bank access; Bank transitions once every t _{RC} ; half address transitions once every t _{RC} ; Read followed by write sequence; continuous data during WRITE commands	I _{DD3} (V _{DD}) x9/x18	408	368	286	mA
		I _{DD3} (V _{DD}) x36	n/a	n/a	n/a	
		I _{DD3} (V _{EXT})	55	48	48	
Burst refresh current	Eight-bank cyclic refresh; Continuous address/data; Command bus remains in refresh for all eight banks	I _{REF1} (V _{DD}) x9/x18	785	615	430	mA
		I _{REF1} (V _{DD}) x36	785	615	430	
		I _{REF1} (V _{EXT})	133	111	105	
Distributed refresh current	Single-bank refresh; Sequential bank access; Half address transitions once every t _{RC} , continuous data	I _{REF2} (V _{DD}) x9/x18	325	267	221	mA
		I _{REF2} (V _{DD}) x36	326	281	227	
		I _{REF2} (V _{EXT})	48	42	42	
Operating burst write current example	BL = 2; Cyclic bank access; Half of address bits change every clock cycle; Continuous data; measurement is taken during continuous WRITE	I _{DD2W} (V _{DD}) x9/x18	970	819	597	mA
		I _{DD2W} (V _{DD}) x36	990	914	676	
		I _{DD2W} (V _{EXT})	100	90	69	
Operating burst write current example	BL = 4; Cyclic bank access; Half of address bits change every 2 clock cycles; Continuous data; Measurement is taken during continuous WRITE	I _{DD4W} (V _{DD}) x9/x18	779	609	439	mA
		I _{DD4W} (V _{DD}) x36	882	790	567	
		I _{DD4W} (V _{EXT})	88	77	63	
Operating burst write current example	BL = 8; Cyclic bank access; Half of address bits change every 4 clock cycles; continuous data; Measurement is taken during continuous WRITE	I _{DD8W} (V _{DD}) x9/x18	668	525	364	mA
		I _{DD8W} (V _{DD}) x36	n/a	n/a	n/a	
		I _{DD8W} (V _{EXT})	60	51	40	

Table 5: I_{DD} Operating Conditions and Maximum Limits – Rev. A (Continued)

Notes appear after Rev. B table

Description	Condition	Symbol	-25	-33	-5	Units
Operating burst read current example	BL = 2; Cyclic bank access; Half of address bits change every clock cycle; Measurement is taken during continuous READ	I _{DD2R} (V _{DD}) x9/x18	860	735	525	mA
		I _{DD2R} (V _{DD}) x36	880	795	565	
		I _{DD2R} (V _{EXT})	100	90	69	
Operating burst read current example	BL = 4; Cyclic bank access; Half of address bits change every 2 clock cycles; Measurement is taken during continuous READ	I _{DD4R} (V _{DD}) x9/x18	680	525	380	mA
		I _{DD4R} (V _{DD}) x36	730	660	455	
		I _{DD4R} (V _{EXT})	88	77	63	
Operating burst read current example	BL = 8; Cyclic bank access; Half of address bits change every 4 clock cycles; Measurement is taken during continuous READ	I _{DD8R} (V _{DD}) x9/x18	570	450	310	mA
		I _{DD8R} (V _{DD}) x36	n/a	n/a	n/a	
		I _{DD8R} (V _{EXT})	60	51	40	

Table 6: I_{DD} Operating Conditions and Maximum Limits – Rev. B

Notes appear below this table.

Description	Condition	Symbol	-18	-25E	-25	-33	Units
Standby current	t ^{CK} = idle; All banks idle; No inputs toggling	I _{SB1} (V _{DD}) x9/x18	55	55	55	55	mA
		I _{SB1} (V _{DD}) x36	55	55	55	55	
		I _{SB1} (V _{EXT})	5	5	5	5	
Active standby current	CS# = 1; No commands; Bank address incremented and half address/data change once every 4 clock cycles	I _{SB2} (V _{DD}) x9/x18	250	215	215	190	mA
		I _{SB2} (V _{DD}) x36	250	215	215	190	
		I _{SB2} (V _{EXT})	5	5	5	5	
Operational current	BL = 2; Sequential bank access; Bank transitions once every t ^{RC} ; Half address transitions once every t ^{RC} ; Read followed by write sequence; continuous data during WRITE commands	I _{DD1} (V _{DD}) x9/x18	310	285	260	225	mA
		I _{DD1} (V _{DD}) x36	320	295	270	230	
		I _{DD1} (V _{EXT})	10	10	10	10	
Operational current	BL = 4; Sequential bank access; Bank transitions once every t ^{RC} ; Half address transitions once every t ^{RC} ; Read followed by write sequence; Continuous data during WRITE commands	I _{DD2} (V _{DD}) x9/x18	315	290	260	220	mA
		I _{DD2} (V _{DD}) x36	330	305	275	230	
		I _{DD2} (V _{EXT})	10	10	10	10	
Operational current	BL = 8; Sequential bank access; Bank transitions once every t ^{RC} ; half address transitions once every t ^{RC} ; Read followed by write sequence; continuous data during WRITE commands	I _{DD3} (V _{DD}) x9/x18	330	305	275	230	mA
		I _{DD3} (V _{DD}) x36	390	365	320	265	
		I _{DD3} (V _{EXT})	15	15	15	15	
Burst refresh current	Eight-bank cyclic refresh; Continuous address/data; Command bus remains in refresh for all eight banks	I _{REF1} (V _{DD}) x9/x18	660	540	530	430	mA
		I _{REF1} (V _{DD}) x36	670	545	535	435	
		I _{REF1} (V _{EXT})	45	30	30	25	
Distributed refresh current	Single-bank refresh; Sequential bank access; Half address transitions once every t ^{RC} , continuous data	I _{REF2} (V _{DD}) x9/x18	295	265	250	215	mA
		I _{REF2} (V _{DD}) x36	295	265	250	215	
		I _{REF2} (V _{EXT})	10	10	10	10	
Operating burst write current example	BL = 2; Cyclic bank access; Half of address bits change every clock cycle; Continuous data; measurement is taken during continuous WRITE	I _{DD2W} (V _{DD}) x9/x18	830	655	655	530	mA
		I _{DD2W} (V _{DD}) x36	885	700	700	565	
		I _{DD2W} (V _{EXT})	40	35	35	30	
Operating burst write current example	BL = 4; Cyclic bank access; Half of address bits change every 2 clock cycles; Continuous data; Measurement is taken during continuous WRITE	I _{DD4W} (V _{DD}) x9/x18	580	465	465	385	mA
		I _{DD4W} (V _{DD}) x36	635	510	510	420	
		I _{DD4W} (V _{EXT})	25	20	20	20	
Operating burst write current example	BL = 8; Cyclic bank access; Half of address bits change every 4 clock cycles; continuous data; Measurement is taken during continuous WRITE	I _{DD8W} (V _{DD}) x9/x18	445	370	370	305	mA
		I _{DD8W} (V _{DD}) x36	560	455	455	375	
		I _{DD8W} (V _{EXT})	25	20	20	20	

Table 6: I_{DD} Operating Conditions and Maximum Limits – Rev. B (Continued)

Notes appear below this table.

Description	Condition	Symbol	-18	-25E	-25	-33	Units
Operating burst read current example	BL = 2; Cyclic bank access; Half of address bits change every clock cycle; Measurement is taken during continuous READ	I _{DD2R} (V _{DD}) x9/x18	805	640	640	515	mA
		I _{DD2R} (V _{DD}) x36	850	675	675	540	
		I _{DD2R} (V _{EXT})	40	35	35	30	
Operating burst read current example	BL = 4; Cyclic bank access; Half of address bits change every 2 clock cycles; Measurement is taken during continuous READ	I _{DD4R} (V _{DD}) x9/x18	545	440	440	365	mA
		I _{DD4R} (V _{DD}) x36	590	475	475	390	
		I _{DD4R} (V _{EXT})	25	20	20	20	
Operating burst read current example	BL = 8; Cyclic bank access; Half of address bits change every 4 clock cycles; Measurement is taken during continuous READ	I _{DD8R} (V _{DD}) x9/x18	410	335	335	280	mA
		I _{DD8R} (V _{DD}) x36	525	425	425	350	
		I _{DD8R} (V _{EXT})	25	20	20	20	

- Notes:
- I_{DD} specifications are tested after the device is properly initialized. +0°C ≤ T_c ≤ +95°C; +1.7V ≤ V_{DD} ≤ +1.9V, +2.38V ≤ V_{EXT} ≤ +2.63V, +1.4V ≤ V_{DDQ} ≤ V_{DD}, V_{REF} = V_{DDQ}/2.
 - t_{CK} = t_{DK} = MIN, t_{RC} = MIN.
 - Input slew rate is specified in Table 9 (page 23).
 - Definitions for I_{DD} conditions:
 - LOW is defined as V_{IN} ≤ V_{IL(AC)} MAX.
 - HIGH is defined as V_{IN} ≥ V_{IH(AC)} MIN.
 - Stable is defined as inputs remaining at a HIGH or LOW level.
 - Floating is defined as inputs at V_{REF} = V_{DDQ}/2.
 - Continuous data is defined as half the DQ signals changing between HIGH and LOW every half clock cycle (twice per clock).
 - Continuous address is defined as half the address signals changing between HIGH and LOW every clock cycle (once per clock).
 - Sequential bank access is defined as the bank address incrementing by one every t_{RC}.
 - Cyclic bank access is defined as the bank address incrementing by one for each command access. For BL = 2 this is every clock, for BL = 4 this is every other clock, and for BL = 8 this is every fourth clock.
 - CS# is HIGH unless a READ, WRITE, AREF, or MRS command is registered. CS# never transitions more than once per clock cycle.
 - I_{DD} parameters are specified with ODT disabled.
 - Tests for AC timing, I_{DD}, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operations are tested for the full voltage range specified.
 - I_{DD} tests may use a V_{IL}-to-V_{IH} swing of up to 1.5V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK/CK#), and parameter specifications are tested for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 2 V/ns in the range between V_{IL(AC)} and V_{IH(AC)}.

Absolute Maximum Ratings

Stresses greater than those listed in the Absolute Maximum Ratings table may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 7: Absolute Maximum Ratings

Parameter	Min	Max	Units
I/O voltage	-0.3	$V_{DDQ} + 0.3$	V
Voltage on V_{EXT} supply relative to V_{SS}	-0.3	+2.8	V
Voltage on V_{DD} supply relative to V_{SS}	-0.3	+2.1	V
Voltage on V_{DDQ} supply relative to V_{SS}	-0.3	+2.1	V

AC and DC Operating Conditions

Table 8: DC Electrical Characteristics and Operating Conditions

Note 1 applies to entire table; unless otherwise noted: $+0^{\circ}\text{C} \leq T_C \leq +95^{\circ}\text{C}$; $+1.7\text{V} \leq V_{DD} \leq +1.9\text{V}$

Description	Conditions	Symbol	Min	Max	Units	Notes
Supply voltage	-	V_{EXT}	2.38	2.63	V	
Supply voltage	-	V_{DD}	1.7	1.9	V	2
Isolated output buffer supply	-	V_{DDQ}	1.4	V_{DD}	V	2, 3
Reference voltage	-	V_{REF}	$0.49 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	4, 5, 6
Termination voltage	-	V_{TT}	$0.95 \times V_{REF}$	$1.05 \times V_{REF}$	V	7, 8
Input high (logic 1) voltage	-	V_{IH}	$V_{REF} + 0.1$	$V_{DDQ} + 0.3$	V	2
Input low (logic 0) voltage	-	V_{IL}	$V_{SSQ} - 0.3$	$V_{REF} - 0.1$	V	2
Output high current	$V_{OH} = V_{DDQ}/2$	I_{OH}	$(V_{DDQ}/2)/(1.15 \times RQ/5)$	$(V_{DDQ}/2)/(0.85 \times RQ/5)$	A	9, 10, 11
Output low current	$V_{OL} = V_{DDQ}/2$	I_{OL}	$(V_{DDQ}/2)/(1.15 \times RQ/5)$	$(V_{DDQ}/2)/(0.85 \times RQ/5)$	A	9, 10, 11
Clock input leakage current	$0\text{V} \leq V_{IN} \leq V_{DD}$	I_{LC}	-5	5	μA	
Input leakage current	$0\text{V} \leq V_{IN} \leq V_{DD}$	I_{LI}	-5	5	μA	
Output leakage current	$0\text{V} \leq V_{IN} \leq V_{DDQ}$	I_{LO}	-5	5	μA	
Reference voltage current	-	I_{REF}	-5	5	μA	

- Notes:
- All voltages referenced to V_{SS} (GND).
 - Overshoot: $V_{IH(AC)} \leq V_{DD} + 0.7\text{V}$ for $t \leq t_{CK}/2$. Undershoot: $V_{IL(AC)} \geq -0.5\text{V}$ for $t \leq t_{CK}/2$. During normal operation, V_{DDQ} must not exceed V_{DD} . Control input signals may not have pulse widths less than $t_{CK}/2$ or operate at frequencies exceeding t_{CK} (MAX).
 - V_{DDQ} can be set to a nominal $1.5\text{V} \pm 0.1\text{V}$ or $1.8\text{V} \pm 0.1\text{V}$ supply.
 - Typically the value of V_{REF} is expected to be $0.5 \times V_{DDQ}$ of the transmitting device. V_{REF} is expected to track variations in V_{DDQ} .
 - Peak-to-peak AC noise on V_{REF} must not exceed $\pm 2\% V_{REF(DC)}$.

6. V_{REF} is expected to equal $V_{DDQ}/2$ of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on V_{REF} may not exceed $\pm 2\%$ of the DC value. Thus, from $V_{DDQ}/2$, V_{REF} is allowed $\pm 2\% V_{DDQ}/2$ for DC error and an additional $\pm 2\% V_{DDQ}/2$ for AC noise. This measurement is to be taken at the nearest V_{REF} bypass capacitor.
7. V_{TT} is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF} .
8. On-die termination may be selected using mode register bit 9 (see Mode Register Definition in Nonmultiplexed Address Mode). A resistance R_{TT} from each data input signal to the nearest V_{TT} can be enabled.
 $R_{TT} = 125\text{--}185\Omega$ at $95^\circ\text{C } T_C$.
9. I_{OH} and I_{OL} are defined as absolute values and are measured at $V_{DDQ}/2$. I_{OH} flows from the device, I_{OL} flows into the device.
10. If MRS bit A8 is 0, use $R_Q = 250\Omega$ in the equation in lieu of presence of an external impedance matched resistor.
11. For V_{OL} and V_{OH} , refer to the device HSPICE or IBIS driver models.

Table 9: Input AC Logic Levels

Notes 1–3 apply to entire table; unless otherwise noted: $+0^\circ\text{C} \leq T_C \leq +95^\circ\text{C}$; $+1.7\text{V} \leq V_{DD} \leq +1.9\text{V}$

Description	Symbol	Min	Max	Units
Input high (logic 1) voltage	V_{IH}	$V_{REF} + 0.2$	–	V
Input low (logic 0) voltage	V_{IL}	–	$V_{REF} - 0.2$	V

- Notes:
1. All voltages referenced to V_{SS} (GND).
 2. The AC and DC input level specifications are as defined in the HSTL standard (that is, the receiver will effectively switch as a result of the signal crossing the AC input level and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
 3. The minimum slew rate for the input signals used to test the device is 2 V/ns in the range between $V_{IL(AC)}$ and $V_{IH(AC)}$ (see Minimum Slew Rate figure below).

Figure 8: Minimum Slew Rate





Table 10: Differential Input Clock Operating Conditions

 Notes 1–4 apply to entire table; unless otherwise noted: $+0^{\circ}\text{C} \leq T_C \leq +95^{\circ}\text{C}$; $+1.7\text{V} \leq V_{DD} \leq +1.9\text{V}$

Parameter/Condition	Symbol	Min	Max	Units	Notes
Clock input voltage level: CK and CK#	$V_{IN(DC)}$	-0.3	$V_{DDQ} + 0.3$	V	
Clock input differential voltage: CK and CK#	$V_{ID(DC)}$	0.2	$V_{DDQ} + 0.6$	V	5
Clock input differential voltage: CK and CK#	$V_{ID(AC)}$	0.4	$V_{DDQ} + 0.6$	V	5
Clock input crossing point voltage: CK and CK#	$V_{IX(AC)}$	$V_{DDQ}/2 - 0.15$	$V_{DDQ}/2 + 0.15$	V	6

- Notes:
- DKx and DKx# have the same requirements as CK and CK#.
 - All voltages referenced to V_{SS} (GND).
 - The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross. The input reference level for signals other than CK/CK# is V_{REF} .
 - CK and CK# input slew rate must be ≥ 2 V/ns (≥ 4 V/ns if measured differentially).
 - V_{ID} is the magnitude of the difference between the input level on CK and the input level on CK#.
 - The value of V_{IX} is expected to equal $V_{DDQ}/2$ of the transmitting device and must track variations in the DC level of the same.

Figure 9: Clock Input


- Notes:
- CK and CK# must cross within this region.
 - CK and CK# must meet at least $V_{ID(DC)}$ MIN when static and centered around $V_{DDQ}/2$.
 - Minimum peak-to-peak swing.
 - It is a violation to tristate CK and CK# after the part is initialized.

Input Slew Rate Derating

Note: The following description also pertains to data setup and hold derating when CK/CK# are replaced with DK/DK#.

The Address and Command Setup and Hold Derating Values table and the Data Setup and Hold Derating Values table below define the address, command, and data setup and hold derating values. These values are added to the default $t_{AS}/t_{CS}/t_{DS}$ and $t_{AH}/t_{CH}/t_{DH}$ specifications when the slew rate of any of these input signals is less than the 2 V/ns the nominal setup and hold specifications are based upon.

To determine the setup and hold time needed for a given slew rate, add the t_{AS}/t_{CS} default specification to the “ $t_{AS}/t_{CS} V_{REF}$ to CK/CK# Crossing” and the t_{AH}/t_{CH} default specification to the “ t_{AH}/t_{CH} CK/CK# Crossing to V_{REF} ” derated values on the Address and Command Setup and Hold Derating Values table. The derated data setup and hold values can be determined in a like manner using the “ $t_{DS} V_{REF}$ to CK/CK# Crossing” and “ t_{DH} to CK/CK# Crossing to V_{REF} ” values on the Data Setup and Hold Derating Values table. The derating values on the Address and Command Setup and Hold Derating Values table and the Data Setup and Hold Derating Values table apply to all speed grades.

The setup times on the Address and Command Setup and Hold Derating Values table and the Data Setup and Hold Derating Values table represent a rising signal. In this case, the time from which the rising signal crosses $V_{IH(AC)}$ MIN to the CK/CK# cross point is static and must be maintained across all slew rates. The derated setup timing represents the point at which the rising signal crosses $V_{REF(DC)}$ to the CK/CK# cross point. This derated value is calculated by determining the time needed to maintain the given slew rate and the delta between $V_{IH(AC)}$ MIN and the CK/CK# cross point. The setup values in the Address and Command Setup and Hold Derating Values table and the Data Setup and Hold Derating Values table are also valid for falling signals (with respect to $V_{IL(AC)}$ MAX and the CK/CK# cross point).

The hold times in the Address and Command Setup and Hold Derating Values table and the Data Setup and Hold Derating Values table represent falling signals. In this case, the time from the CK/CK# cross point to when the signal crosses $V_{IH(DC)}$ MIN is static and must be maintained across all slew rates. The derated hold timing represents the delta between the CK/CK# cross point to when the falling signal crosses $V_{REF(DC)}$. This derated value is calculated by determining the time needed to maintain the given slew rate and the delta between the CK/CK# cross point and $V_{IH(DC)}$. The hold values in the Address and Command Setup and Hold Derating Values table and the Data Setup and Hold Derating Values table are also valid for rising signals (with respect to $V_{IL(DC)}$ MAX and the CK and CK# cross point).

Table 11: Address and Command Setup and Hold Derating Values

Command/Address Slew Rate (V/ns)	$t_{AS}/t_{CS} V_{REF}$ to CK/CK# Crossing	$t_{AS}/t_{CS} V_{IH(AC)}$ MIN to CK/CK# Crossing	t_{AH}/t_{CH} CK/CK# Crossing to V_{REF}	t_{AH}/t_{CH} CK/CK# Crossing to $V_{IH(DC)}$ MIN	Units
CK, CK# Differential Slew Rate: 2.0 V/ns					
2.0	0	-100	0	-50	ps
1.9	5	-100	3	-50	ps
1.8	11	-100	6	-50	ps