



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: [info@chipsmall.com](mailto:info@chipsmall.com) Web: [www.chipsmall.com](http://www.chipsmall.com)

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



February 2005

## Features

- Supports AT&T TR62411 and Bellcore GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces
- Supports ITU-T G.813 Option 1 clocks for 2048 kbit/s interfaces
- Supports ITU-T G.812 Type IV clocks for 1,544 kbit/s interfaces and 2,048 kbit/s interfaces
- Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces
- Selectable 19.44 MHz, 1.544 MHz, 2.048 MHz or 8kHz input reference signals
- Provides C1.5, C2, C4, C6, C8, C16, and C19 (STS-3/OC3 clock divided by 8) output clock signals
- Provides 5 styles of 8 KHz framing pulses
- Holdover frequency accuracy of 0.05 PPM
- Holdover indication
- Attenuates wander from 1.9 Hz
- Fast lock mode

## Ordering Information

MT9045AN	48 Pin SSOP	Tubes
MT9045ANR	48 Pin SSOP	Tape & Reel
MT9045AN1	48 Pin SSOP*	Tubes
MT9045ANR1	48 Pin SSOP*	Tape & Reel


\*Pb Free Matte Tin

**-40°C to +85°C**

- Provides Time Interval Error (TIE) correction
- Accepts reference inputs from two independent sources
- JTAG Boundary Scan

## Applications

- Synchronization and timing control for multitruunk T1,E1 and STS-3/OC3 systems
- ST-BUS clock and frame pulse sources



**Figure 1 - Functional Block Diagram**


**Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912,  
 France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08**

## Description

The MT9045 T1/E1/OC3 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links and STS-3/OC3 links.

The MT9045 generates ST-BUS clock and framing signals that are phase locked to either a 19.44 MHz, 2.048 MHz, 1.544 MHz, or 8 kHz input reference.

The MT9045 is compliant with AT&T TR62411 and Bellcore GR-1244-CORE Stratum 3, Stratum 4 Enhanced, and Stratum 4 and ETSI ETS 300 011; and ITU-T G.813 Option 1 for 2048 kbit/s interfaces. It will meet the jitter/wander tolerance, jitter/wander transfer, intrinsic jitter/wander, frequency accuracy, capture range, phase change slope, holdover frequency and MTIE requirements for these specifications.



**Figure 2 - Pin Connections**

## Pin Description

Pin #	Name	Description
1,10, 23,31	V <sub>SS</sub>	<b>Ground.</b> 0 Volts. (Vss pads).
2	$\overline{\text{RST}}$	<b>Reset (Input).</b> A logic low at this input resets the MT9045. To ensure proper operation, the device must be reset after reference signal frequency changes and power-up. The RST pin should be held low to a minimum of 300ns. While the RST pin is low, all frame pulses except RST and TSP and all clock outputs except C6o, C16o and C19o are at logic high. The RST, TSP, C6o, C16o are at logic low during reset. The C19o is free-running during reset. Following a reset, the input reference source and output clocks and frame pulses are phase aligned as shown in Figure 13.
3	$\overline{\text{TCLR}}$	<b>TIE Circuit Reset (Input).</b> A logic low at this input resets the Time Interval Error (TIE) correction circuit resulting in a realignment of input phase with output phase as shown in Figure 13. The $\overline{\text{TCLR}}$ pin should be held low for a minimum of 300 ns. This pin is internally pulled down to VSS.
4	SECOOR	<b>Secondary Reference Out Of Capture Range (Output).</b> A logic high at this pin indicates that the secondary reference is off the nominal frequency by more than $\pm 17$ ppm.
5	SEC	<b>Secondary Reference (Input).</b> This is one of two (PRI & SEC) input reference sources (falling edge) used for synchronization. One of four possible frequencies (8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz) may be used. The selection of the input reference is based upon the MS1, MS2, RSEL, and PCCi control inputs. This pin is internally pulled up to V <sub>DD</sub> .
6	PRI	<b>Primary Reference (Input).</b> See pin description for SEC. This pin is internally pulled up to V <sub>DD</sub> .
7,17 28,35	V <sub>DD</sub>	<b>Positive Supply Voltage.</b> +3.3V <sub>DC</sub> nominal.
8	OSCo	<b>Oscillator Master Clock (CMOS Output).</b> For crystal operation, a 20 MHz crystal is connected from this pin to OSCi, see Figure 9. Not suitable for driving other devices. For clock oscillator operation, this pin is left unconnected, see Figure 8.
9	OSCi	<b>Oscillator Master Clock (CMOS Input).</b> For crystal operation, a 20 MHz crystal is connected from this pin to OSCo, see Figure 9. For clock oscillator operation, this pin is connected to a clock source, see Figure 8.
11	$\overline{\text{F16o}}$	<b>Frame Pulse ST-BUS 8.192 Mb/s (CMOS Output).</b> This is an 8 kHz 61 ns active low framing pulse, which marks the beginning of an ST-BUS frame. This is typically used for ST-BUS operation at 8.192 Mb/s. See Figure 14.
12	$\overline{\text{F0o}}$	<b>Frame Pulse ST-BUS 2.048 Mb/s (CMOS Output).</b> This is an 8 kHz 244 ns active low framing pulse, which marks the beginning of an ST-BUS frame. This is typically used for ST-BUS operation at 2.048 Mb/s and 4.096 Mb/s. See Figure 14.
13	RSP	<b>Receive Sync Pulse (CMOS Output).</b> This is an 8 kHz 488 ns active high framing pulse, which marks the beginning of an ST-BUS frame. This is typically used for connection to the Siemens MUNICH-32 device. See Figure 15.
14	TSP	<b>Transmit Sync Pulse (CMOS Output).</b> This is an 8 kHz 488 ns active high framing pulse, which marks the beginning of an ST-BUS frame. This is typically used for connection to the Siemens MUNICH-32 device. See Figure 15.
15	F8o	<b>Frame Pulse (CMOS Output).</b> This is an 8 kHz 122 ns active high framing pulse, which marks the beginning of a frame. See Figure 14.

**Pin Description (continued)**

Pin #	Name	Description
16	C1.5o	<b>Clock 1.544 MHz (CMOS Output).</b> This output is used in T1 applications.
18	LOCK	<b>Lock Indicator (CMOS Output).</b> This output goes high when the PLL is frequency locked to the input reference.
19	C2o	<b>Clock 2.048 MHz (CMOS Output).</b> This output is used for ST-BUS operation at 2.048 Mb/s.
20	C4o	<b>Clock 4.096 MHz (CMOS Output).</b> This output is used for ST-BUS operation at 2.048 Mb/s and 4.096 Mb/s.
21	C19o	<b>Clock 19.44 MHz (CMOS Output).</b> This output is used in OC3/STS3 applications.
22	FLOCK	<b>Fast Lock Mode (Input).</b> Set high to allow the PLL to quickly lock to the input reference (less than 500 ms locking time).
24	IC	<b>Internal Connection.</b> Tie low for normal operation.
25	C8o	<b>Clock 8.192 MHz (CMOS Output).</b> This output is used for ST-BUS operation at 8.192 Mb/s.
26	C16o	<b>Clock 16.384 MHz (CMOS Output).</b> This output is used for ST-BUS operation with a 16.384 MHz clock.
27	C6o	<b>Clock 6.312 Mhz (CMOS Output).</b> This output is used for DS2 applications.
29	HOLD OVER	<b>Holdover (CMOS Output).</b> This output goes to a logic high whenever the PLL goes into holdover mode.
30	PCCi	<b>Phase Continuity Control Input (Input).</b> The signal at this pin affects the state changes between Primary Holdover Mode and Primary Normal Mode, and Primary Holdover Mode and Secondary Normal Mode. The logic level at this input is gated in by the rising edge of F8o. See Table 4.
32	NC	<b>No connection.</b> Leave open circuit
33,34	IC	<b>Internal Connection.</b> Tie low for normal operation.
36	MS2	<b>Mode/Control Select 2 (Input).</b> This input determines the state (Normal, Holdover or Freerun) of operation. The logic level at this input is gated in by the rising edge of F8o. See Table 3.
37	MS1	<b>Mode/Control Select 1 (Input).</b> The logic level at this input is gated in by the rising edge of F8o. See pin description for MS2. This pin is internally pulled down to VSS.
38	RSEL	<b>Reference Source Select (Input).</b> A logic low selects the PRI (primary) reference source as the input reference signal and a logic high selects the SEC (secondary) input. The logic level at this input is gated in by the rising edge of F8o. See Table 2. This pin is internally pulled down to VSS.
39	IC	<b>Internal Connection.</b> Tie low for normal operation.
40	FS2	<b>Frequency Select 2 (Input).</b> This input, in conjunction with FS1, selects which of four possible frequencies (8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz) may be input to the PRI and SEC inputs. See Table 1.
41	FS1	<b>Frequency Select 1 (Input).</b> See pin description for FS2.
42	IC	<b>Internal Connection.</b> Tie low for normal operation.
43	PRIOR	<b>Primary Reference Out Of Capture Range (Output).</b> A logic high at this pin indicates that the Primary reference is off the nominal frequency by more than $\pm 17$ ppm.



**Pin Description (continued)**

Pin #	Name	Description
44	TDO	<b>Test Serial Data Out (CMOS Output).</b> JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG scan is not enable.
45	TDI	<b>Test Serial Data In (Input).</b> JTAG serial test instructions and data are shifted in on this pin. This pin is internally pulled up to $V_{DD}$ .
46	$\overline{\text{TRST}}$	<b>Test Reset (Input).</b> Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. If not used, this pin should be held low.
47	TCK	<b>Test Clock (Input):</b> Provides the clock to the JTAG test logic. This pin is internally pulled up to $V_{DD}$ .
48	TMS	<b>Test Mode Select (Input).</b> JTAG signal that controls the state transitions of the TAP controller. This pin is internally pulled up to $V_{DD}$ .

**Functional Description**

The MT9045 is a Multitrunk System Synchronizer, providing timing (clock) and synchronization (frame) signals to interface circuits for T1 and E1 Primary Rate Digital Transmission links. Figure 1 is a functional block diagram which is described in the following sections.

**Reference Select MUX Circuit**

The MT9045 accepts two simultaneous reference input signals and operates on their falling edges. Either the primary reference (PRI) signal or the secondary reference (SEC) signal can be selected as input to the TIE Corrector Circuit. The selection is based on the Control, Mode and Reference Selection of the device. See Table 1 and Table 4.

**Frequency Select MUX Circuit**


The MT9045 operates with one of four possible input reference frequencies (8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz). The frequency select inputs (FS1 and FS2) determine which of the four frequencies may be used at the reference inputs (PRI and SEC). Both inputs must have the same frequency applied to them. A reset (RST) must be performed after every frequency select input change. See Table 1.

FS2	FS1	Input Frequency
0	0	19.44 MHz
0	1	8 kHz
1	0	1.544 MHz
1	1	2.048 MHz

**Table 1 - Input Frequency Selection****Time Interval Error (TIE) Corrector Circuit**

The TIE corrector circuit, when enabled, prevents a step change in phase on the input reference signals (PRI or SEC) from causing a step change in phase at the input of the DPLL block of Figure 1.

During reference input rearrangement, such as during a switch from the primary reference (PRI) to the secondary reference (SEC), a step change in phase on the input signals will occur. A phase step at the input of the DPLL would lead to unacceptable phase changes in the output signal.



**Figure 3 - TIE Correction Circuit**

As shown in Figure 3, the TIE Corrector Circuit receives one of the two reference (PRI or SEC) signals, passes the signal through a programmable delay line, and uses this delayed signal as an internal virtual reference, which is input to the DPLL. Therefore, the virtual reference is a delayed version of the selected reference.

During a switch from one reference to the other, the State Machine first changes the mode of the device

from Normal to Holdover. In Holdover Mode, the DPLL no longer uses the virtual reference signal, but generates an accurate clock signal using storage techniques. The Compare Circuit then measures the phase delay between the current phase (feedback signal) and the phase of the new reference signal. This delay value is passed to the Programmable Delay Circuit (See Figure 3). The new virtual reference signal is now at the same phase position as the previous reference signal would have been if the reference switch not taken place. The State Machine then returns the device to Normal Mode.

The DPLL now uses the new virtual reference signal, and since no phase step took place at the input of the DPLL, no phase step occurs at the output of the DPLL. In other words, reference switching will not create a phase change at the input of the DPLL, or at the output of the DPLL.


Since internal delay circuitry maintains the alignment between the old virtual reference and the new virtual reference, a phase error may exist between the selected input reference signal and the output signal of the DPLL. This phase error is a function of the difference in phase between the two input reference signals during reference rearrangements. Each time a reference switch is made, the delay between input signal and output signal will change. The value of this delay is the accumulation of the error measured during each reference switch.

The programmable delay circuit can be zeroed by applying a logic low pulse to the TIE Circuit Reset ( $\overline{\text{TCLR}}$ ) pin. A minimum reset pulse width is 300ns. This results in a phase alignment between the input reference signal and the output signal as shown in Figure 14. The speed of the phase alignment correction is limited to 5 ns per 125 us, and convergence is in the direction of least phase travel.

The state diagram of Figure 7 indicates which state changes the TIE Corrector Circuit is activated.

### Digital Phase Lock Loop (DPLL)

As shown in Figure 4, the DPLL of the MT9045 consists of a Phase Detector, Limiter, Loop Filter, Digitally Controlled Oscillator, and a Control Circuit.



**Figure 4 - DPLL Block Diagram**

**Phase Detector** - the Phase Detector compares the virtual reference signal from the TIE Corrector circuit with the feedback signal from the Frequency Select MUX circuit, and provides an error signal corresponding to the phase difference between the two. This error signal is passed to the Limiter circuit. The Frequency Select MUX allows the proper feedback signal to be externally selected (e.g., 8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz).

**Limiter** - the Limiter receives the error signal from the Phase Detector and ensures that the DPLL responds to all input transient conditions with a maximum output phase slope of 5 ns per 125 us. This is well within the maximum phase slope of 7.6 ns per 125 us or 81 ns per 1.326 ms specified by AT&T TR62411 and Bellcore GR-1244-CORE, respectively.

**Loop Filter** - the Loop Filter is similar to a first order low pass filter with a 1.9 Hz cutoff frequency for all four reference frequency selections (8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz). This filter ensures that the jitter transfer requirements in ETS 300 011 and AT&T TR62411 are met.

**Control Circuit** - the Control Circuit uses status and control information from the State Machine and the Input Impairment Circuit to set the mode of the DPLL. The three possible modes are Normal, Holdover and Freerun.

**Digitally Controlled Oscillator (DCO)** - the DCO receives the limited and filtered signal from the Loop Filter, and based on its value, generates a corresponding digital output signal. The synchronization method of the DCO is dependent on the state of the MT9045.

In Normal Mode, the DCO provides an output signal which is frequency and phase locked to the selected input reference signal.

In Holdover Mode, the DCO is free running at a frequency equal to the last (less 30 ms to 60 ms) frequency the DCO was generating while in Normal Mode.

In Freerun Mode, the DCO is free running with an accuracy equal to the accuracy of the OSCi 20 MHz source.

**Lock Indicator** - If the PLL is in frequency lock (frequency lock means the center frequency of the PLL is identical to the line frequency), and the input phase offset is small enough such that no phase slope limiting is exhibited, then the lock signal will be set high. For specific Lock Indicator design recommendations see the Applications - Lock Indicator section.



## Output Interface Circuit


The output of the DCO (DPLL) is used by the Output Interface Circuit to provide the output signals shown in Figure 5. The Output Interface Circuit uses four Tapped Delay Lines followed by a T1 Divider Circuit, an E1 Divider Circuit, and a DS2 Divider Circuit to generate the required output signals.

Four tapped delay lines are used to generate 16.384 MHz, 12.352 MHz, 12.624 MHz and 19.44 MHz signals.

The E1 Divider Circuit uses the 16.384 MHz signal to generate four clock outputs and three frame pulse outputs. The C8o, C4o and C2o clocks are generated by simply dividing the C16o clock by two, four and eight respectively. These outputs have a nominal 50% duty cycle.

The T1 Divider Circuit uses the 12.384 MHz signal to generate the C1.5o clock by dividing the internal C12 clock by eight. This output has a nominal 50% duty cycle.

The DS2 Divider Circuit uses the 12.624 MHz signal to generate the clock output C6o. This output has a nominal 50% duty cycle.



**Figure 5 - Output Interface Circuit Block Diagram**

The frame pulse outputs ( $\overline{F0o}$ ,  $\overline{F8o}$ ,  $\overline{F16o}$ , TSP, and RSP) are generated directly from the C16 clock.

The T1 and E1 signals are generated from a common DPLL signal. Consequently, all frame pulse and clock outputs are locked to one another for all operating states, and are also locked to the selected input reference in Normal Mode. See Figures 14 & 16.

All frame pulse and clock outputs have limited driving capability, and should be buffered when driving high capacitance (e.g., 30 pF) loads.


### Input Impairment Monitor

This circuit monitors the input signal to the DPLL and automatically enables the Holdover Mode (Auto-Holdover) when the frequency of the incoming signal is outside the Auto-Holdover capture range. (See AC Electrical Characteristics - Performance). This includes a complete loss of incoming signal, or a large frequency shift in the incoming signal. When the incoming signal returns to normal, the DPLL is returned to Normal Mode with the output signal locked to the input signal. The holdover output signal in the MT9045 is based on the incoming signal 30 ms minimum to 60 ms prior to entering the Holdover Mode. The amount of phase drift while in holdover is negligible because the Holdover Mode is very accurate (e.g.,  $\pm 0.05$  ppm). Consequently, the phase delay between the input and output after switching back to Normal Mode is preserved.

### State Machine Control

As shown in Figure 1, this state machine controls the Reference Select MUX, the TIE Corrector Circuit and the DPLL. Control is based on the logic levels at the control inputs RSEL, MS1, MS2 and PCCi (See Figure 6). When switching from Primary Holdover to Primary Normal, the TIE Corrector Circuit is enabled when PCCi = 1, and disabled when PCCi = 0.

All state machine changes occur synchronously on the rising edge of F8o. See the Control and Mode of Operation section for full details.



**Figure 6 - Control State Machine Block Diagram**

### Master Clock

The MT9045 can use either a clock or crystal as the master timing source. For recommended master timing circuits, see the Applications - Master Clock section.

### Control and Mode of Operation

The active reference input (PRI or SEC) is selected by the RSEL pin as shown in Table 2.

RSEL	Input Reference
0	PRI
1	SEC

**Table 2 - Input Reference Selection**

MS2	MS1	Mode
0	0	NORMAL
0	1	HOLDOVER
1	0	FREERUN
1	1	Reserved

**Table 3 - Operating Modes and States**

The MT9045 has three possible modes of operation, Normal, Holdover and Freerun.

As shown in Table 3, Mode/Control Select pins MS2 and MS1 select the mode and method of control. Refer to Table 4 and Figure 7 for details of the state change sequences.

### Normal Mode

Normal Mode is typically used when a slave clock source, synchronized to the network is required.

In Normal Mode, the MT9045 provides timing ( $C1.5o$ ,  $C2o$ ,  $\overline{C4o}$ ,  $C8o$ ,  $\overline{C16o}$  and  $\overline{C19o}$ ) and frame synchronization ( $F0o$ ,  $F8o$ ,  $F16o$ , TSP and RSP) signals, which are synchronized to one of two reference inputs (PRI or SEC). The input reference signal may have a nominal frequency of 8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz.

From a reset condition, the MT9045 will take up to 30 seconds (see AC Electrical Characteristics) of input reference signal to output signals which are synchronized (phase locked) to the reference input.

The selection of input references is control dependent as shown in state Table 4. The reference frequencies are selected by the frequency control pins FS2 and FS1 as shown in Table 1.

### Fast Lock Mode

Fast Lock Mode is a submode of Normal Mode, it is used to allow the MT9045 to lock to a reference more quickly than Normal Mode will allow. Typically, the PLL will lock to the incoming reference within 500 ms if the FLOCK pin is set high.

### Holdover Mode

Holdover Mode is typically used for short durations (e.g., 2 seconds) while network synchronization is temporarily disrupted.

In Holdover Mode, the MT9045 provides timing and synchronization signals, which are not locked to an external reference signal, but are based on storage techniques. The storage value is determined while the device is in Normal Mode and locked to an external reference signal.

When in Normal Mode, and locked to the input reference signal, a numerical value corresponding to the MT9045 output reference frequency is stored alternately in two memory locations every 30 ms. When the device is switched into Holdover Mode, the value in memory from between 30 ms and 60 ms is used to set the output frequency of the device.

The frequency accuracy of Holdover Mode is  $\pm 0.05$  ppm, which translates to a worst case 35 frame (125 us) slips in 24 hours. This satisfies the AT&T TR62411 and Bellcore GR-1244-CORE Stratum 3 requirement of  $\pm 0.37$  ppm (255 frame slips per 24 hours).

Two factors affect the accuracy of Holdover Mode. One is drift on the Master Clock while in Holdover Mode, drift on the Master Clock directly affects the Holdover Mode accuracy. Note that the absolute Master Clock (OSCi) accuracy does not affect Holdover accuracy, only the change in OSCi accuracy while in Holdover. For example, a  $\pm 32$  ppm master clock may have a temperature coefficient of  $\pm 0.1$  ppm per degree C. So a  $\pm 10$  degree change in

temperature, while the MT9045 is in Holdover Mode may result in an additional offset (over the  $\pm 0.05$  ppm) in frequency accuracy of  $\pm 1$  ppm. Which is much greater than the  $\pm 0.05$  ppm of the MT9045.

The other factor affecting accuracy is large jitter on the reference input prior (30 ms to 60 ms) to the mode switch. For instance, jitter of 7.5 UI at 700 Hz may reduce the Holdover Mode accuracy from  $\pm 0.05$  ppm to  $\pm 0.10$  ppm.

### Freerun Mode

Freerun Mode is typically used when a master clock source is required, or immediately following system power-up before network synchronization is achieved.

In Freerun Mode, the MT9045 provides timing and synchronization signals which are based on the master clock frequency (OSCi) only, and are not synchronized to the reference signals (PRI and SEC).

The accuracy of the output clock is equal to the accuracy of the master clock (OSCi). So if a  $\pm 32$  ppm output clock is required, the master clock must also be  $\pm 32$  ppm. See Applications - Crystal and Clock Oscillator sections.

## MT9045 Measures of Performance

The following are some synchronizer performance indicators and their corresponding definitions.

### Intrinsic Jitter

Intrinsic jitter is the jitter produced by the synchronizing circuit and is measured at its output. It is measured by applying a reference signal with no jitter to the input of the device, and measuring its output jitter. Intrinsic jitter may also be measured when the device is in a non-synchronizing mode, such as free running or holdover, by measuring the output jitter of the device. Intrinsic jitter is usually measured with various bandlimiting filters depending on the applicable standards. In the MT9045, the intrinsic Jitter is limited to less than 0.02 UI on the 2.048 MHz and 1.544 MHz clocks.

### Jitter Tolerance

Jitter tolerance is a measure of the ability of a PLL to operate properly (i.e., remain in lock and or regain lock in the presence of large jitter magnitudes at various jitter frequencies) when jitter is applied to its reference. The applied jitter magnitude and jitter frequency depends on the applicable standards.

### Jitter Transfer

Jitter transfer or jitter attenuation refers to the magnitude of jitter at the output of a device for a given amount of jitter at the input of the device. Input jitter is applied at various amplitudes and frequencies, and output jitter is measured with various filters depending on the applicable standards.

For the MT9045, two internal elements determine the jitter attenuation. This includes the internal 1.9 Hz low pass loop filter and the phase slope limiter. The phase slope limiter limits the output phase slope to 5 ns/125 us. Therefore, if the input signal exceeds this rate, such as for very large amplitude low frequency input jitter, the maximum output phase slope will be limited (i.e., attenuated) to 5 ns/125 us.

The MT9045 has twelve outputs with three possible input frequencies (except for 19.44 MHz, which is internally divided to 8 KHz) for a total of 36 possible jitter transfer functions. Since all outputs are derived from the same signal, the jitter transfer values for the four cases, 8 kHz to 8 kHz, 1.544 MHz to 1.544 MHz and 2.048 MHz to 2.048 MHz can be applied to all outputs.

It should be noted that 1 UI at 1.544 MHz is 644 ns, which is not equal to 1 UI at 2.048 MHz, which is 488 ns. Consequently, a transfer value using different input and output frequencies must be calculated in common units (e.g., seconds) as shown in the following example.

**What is the T1 and E1 output jitter when the T1 input jitter is 20UI (T1 UI Units) and the T1 to T1 jitter attenuation is 18 dB?**

$$\begin{aligned} \text{OutputT1} &= \text{InputT1} \times 10^{\left(\frac{-A}{20}\right)} \\ \text{OutputT1} &= 20 \times 10^{\left(\frac{-18}{20}\right)} = 2.5\text{UI(T1)} \\ \text{OutputE1} &= \text{OutputT1} \times \frac{(1\text{UIT1})}{(1\text{UIE1})} \\ \text{OutputE1} &= \text{OutputT1} \times \frac{(644\text{ns})}{(488\text{ns})} = 3.3\text{UI(T1)} \end{aligned}$$

Using the above method, the jitter attenuation can be calculated for all combinations of inputs and outputs based on the three jitter transfer functions provided.

Note that the resulting jitter transfer functions for all combinations of inputs (8 kHz, 1.544 MHz, 2.048 MHz) and outputs (8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz, 19.44 MHz) for a given input signal (jitter frequency and jitter amplitude) are the same.

Since intrinsic jitter is always present, jitter attenuation will appear to be lower for small input jitter signals than for large ones. Consequently, accurate jitter transfer function measurements are usually made with large input jitter signals (e.g., 75% of the specified maximum jitter tolerance).

### Frequency Accuracy

Frequency accuracy is defined as the absolute tolerance of an output clock signal when it is not locked to an external reference, but is operating in a free running mode. For the MT9045, the Freerun accuracy is equal to the Master Clock (OSCi) accuracy.

### Holdover Accuracy

Holdover accuracy is defined as the absolute tolerance of an output clock signal, when it is not locked to an external reference signal, but is operating using storage techniques. For the MT9045, the storage value is determined while the device is in Normal Mode and locked to an external reference signal.

The absolute Master Clock (OSCi) accuracy of the MT9045 does not affect Holdover accuracy, but the change in OSCi accuracy while in Holdover Mode does.

### Capture Range

Also referred to as pull-in range. This is the input frequency range over which the synchronizer must be able to pull into synchronization. The MT9045 capture range is equal to  $\pm 230$  ppm minus the accuracy of the master clock (OSCi). For example, a 32 ppm master clock results in a capture range of 198 ppm.

The Bellcore GR-1244-CORE standard, recommends that the PLL should be able to reject references that are off the nominal frequency by more than  $\pm 17$  ppm. The MT9045 provides two pins, PRIOOR and SECOOR, to indicate whether the primary and secondary reference are within the  $\pm 17$  ppm of the nominal frequency. Both references are monitored at the same time. PRIOOR and SECOOR are updated every 1.0 to 1.5 second.

The PRIOOR and SECOOR pins on the MT9045 indicate whether the Primary and Secondary references are within  $\pm 17$  ppm of the PLL center frequency. If the Master Oscillator clock input at the OSCi pin has an accuracy of  $\pm 4.6$  ppm then the effective out of range limits of the PRIOOR and SECOOR pins will be  $\pm 21.6$  ppm.

If there are no clock transitions at the Primary and Secondary reference inputs when the MT9045 is configured to operate with 8 kHz or 19.44 MHz, then the PRIOOR and SECOOR pins will provide a 50 ns high pulse width occurring once every 1.26 seconds. The duration of the pulse width is dependent on the master clock frequency. If there are no clock transitions at the active reference pin, the MT9045 will automatically go to Holdover Mode and indicate this condition with the Holdover pin.

### Lock Range

This is the input frequency range over which the synchronizer must be able to maintain synchronization. The lock range is equal to the capture range for the MT9045.

### Phase Slope

Phase slope is measured in seconds per second and is the rate at which a given signal changes phase with respect to an ideal signal. The given signal is typically the output signal. The ideal signal is of constant frequency and is nominally equal to the value of the final output signal or final input signal.

### Time Interval Error (TIE)

TIE is the time delay between a given timing signal and an ideal timing signal.

### Maximum Time Interval Error (MTIE)

MTIE is the maximum peak to peak delay between a given timing signal and an ideal timing signal within a particular observation period.

$$MTIE(S) = TIE_{max}(t) - TIE_{min}(t)$$

### Phase Continuity

Phase continuity is the phase difference between a given timing signal and an ideal timing signal at the end of a particular observation period. Usually, the given timing signal and the ideal timing signal are of the same frequency. Phase continuity applies to the output of the synchronizer after a signal disturbance due to a reference switch or a mode change. The observation period is usually the time from the disturbance, to just after the synchronizer has settled to a steady state.

In the case of the MT9045, the output signal phase continuity is maintained to within  $\pm 5$  ns at the instance (over one frame) of all reference switches and all mode changes. The total phase shift, depending on the switch or type of mode change, may accumulate up to 200 ns over many frames. The rate of change of the 200 ns phase shift is limited to a maximum phase slope of approximately 5 ns/125 us. This meets the AT&T TR62411 maximum phase slope requirement of 7.6 ns/125 us and Bellcore GR-1244-CORE (81ns/1.326ms).

**Phase Lock Time**

This is the time it takes the synchronizer to phase lock to the input signal. Phase lock occurs when the input signal and output signal are not changing in phase with respect to each other (not including jitter).

Lock time is very difficult to determine because it is affected by many factors which include:

- initial input to output phase difference
- initial input to output frequency difference
- synchronizer loop filter
- synchronizer limiter

Although a short lock time is desirable, it is not always possible to achieve due to other synchronizer requirements. For instance, better jitter transfer performance is achieved with a lower frequency loop filter which increases lock time. And better (smaller) phase slope performance (limiter) results in longer lock times. The MT9045 loop filter and limiter were optimized to meet the AT&T TR62411 jitter transfer and phase slope requirements. Consequently, phase lock time, which is not a standards requirement, may be longer than in other applications. See AC Electrical Characteristics - Performance for Maximum Phase Lock Time.



Description				State				
Input Controls				Freerun	Normal (PRI)	Normal (SEC)	Holdover (PRI)	Holdover (SEC)
MS2	MS1	RSEL	PCCi	S0	S1	S2	S1H	S2H
0	0	0	0	S1	-	S1 MTIE	S1	S1 MTIE
0	0	0	1	S1	-	S1 MTIE	S1 MTIE	S1 MTIE
0	0	1	X	S2	S2 MTIE	-	S2 MTIE	S2 MTIE
0	1	0	X	/	S1H	/	-	/
0	1	1	X	/	S2H	S2H	/	-
1	0	X	X	-	S0	S0	S0	S0

Legend:  
 - No Change  
 / Not Valid  
 MTIE State change occurs with TIE Corrector Circuit  
 Refer to Control State Diagram for state changes to and from Auto-Holdover State

Table 4 - Control State Table




Figure 7 - Control State Diagram

MT9045 provides a fast lock pin (FLOCK), which, when set high enables the PLL to lock to an incoming reference within approximately 500 ms.

## MT9045 and Network Specifications

The MT9045 fully meets all applicable PLL requirements (intrinsic jitter/wander, jitter/wander tolerance, jitter/wander transfer, frequency accuracy, frequency holdover accuracy, capture range, phase change slope and MTIE during reference rearrangement) for the following specifications.

1. Bellcore GR-1244-CORE June 1995 for Stratum 3, Stratum 4 Enhanced and Stratum 4
2. AT&T TR62411 (DS1) December 1990 for Stratum 3, Stratum 4 Enhanced and Stratum 4
3. ANSI T1.101 (DS1) February 1994 for Stratum 3, Stratum 4 Enhanced and Stratum 4
4. ETSI 300 011 (E1) April 1992 for Single Access and Multi Access
5. TBR 4 November 1995
6. TBR 12 December 1993
7. TBR 13 January 1996
8. TU-T I.431 March 1993
9. TU-T G.813 August 1996 for Option1 clocks for 2048 kbit/s interfaces
10. ITU-T G.812 June 1998 for type IV clocks for 1,544 kbit/s interfaces and 2,048 kbit/s interfaces

## Applications

This section contains MT9045 application specific details for clock and crystal operation, reset operation, power supply decoupling, and control operation.


### Master Clock

The MT9045 can use either a clock or crystal as the master timing source.

In Freerun Mode, the frequency tolerance at the clock outputs is identical to the frequency tolerance of the source at the OSCi pin. For applications not requiring an accurate Freerun Mode, tolerance of the master timing source may be  $\pm 100$  ppm. For applications requiring an accurate Freerun Mode, such as AT&T TR62411, the tolerance of the master timing source must be no greater than  $\pm 32$  ppm.

Another consideration in determining the accuracy of the master timing source is the desired capture range. The sum of the accuracy of the master timing source and the capture range of the MT9045 will always equal 230 ppm. For example, if the master timing source is 100 ppm, then the capture range will be 130 ppm.

**Clock Oscillator** - when selecting a Clock Oscillator, numerous parameters must be considered. This includes absolute frequency, frequency change over temperature, output rise and fall times, output levels and duty cycle.



**Figure 8 - Clock Oscillator Circuit**

For applications requiring  $\pm 32$  ppm clock accuracy, the following clock oscillator module may be used.

FOX F7C-2E3-20.0 MHz

Frequency: 20 MHz


Tolerance: 25 ppm 0C to 70C

Rise & Fall Time: 10 ns (0.33 V 2.97 V 15 pF)

Duty Cycle: 40% to 60%

The output clock should be connected directly (not AC coupled) to the OSCi input of the MT9045, and the OSCo output should be left open as shown in Figure 8.

**Crystal Oscillator** - Alternatively, a Crystal Oscillator may be used. A complete oscillator circuit made up of a crystal, resistor and capacitors is shown in Figure 9.



**Figure 9 - Crystal Oscillator Circuit**

The accuracy of a crystal oscillator depends on the crystal tolerance as well as the load capacitance tolerance. Typically, for a 20 MHz crystal specified with a 32 pF load capacitance, each 1 pF change in load capacitance contributes approximately 9 ppm to the frequency deviation. Consequently, capacitor tolerances, and stray capacitances have a major effect on the accuracy of the oscillator frequency.

The trimmer capacitor shown in Figure 9 may be used to compensate for capacitive effects. If accuracy is not a concern, then the trimmer may be removed, the 39 pF capacitor may be increased to 56 pF, and a wider tolerance crystal may be substituted.

The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. The crystal specification is as follows.

Frequency: 20 MHz  
 Tolerance: As required  
 Oscillation Mode: Fundamental  
 Resonance Mode: Parallel  
 Load Capacitance: 32 pF  
 Maximum Series Resistance: 35  $\Omega$   
 Approximate Drive Level: 1 mW

e.g., R1B23B32-20.0 MHz

(20 ppm absolute,  $\pm 6$  ppm 0C to 50C, 32 pF, 25  $\Omega$ )

### TIE Correction (using PCCi)

When Primary Holdover Mode is entered for short time periods, TIE correction should not be enabled. This will prevent unwanted accumulated phase change between the input and output.

For instance, 10 Normal to Holdover to Normal mode change sequences occur, and in each case Holdover was entered for 2 s. Each mode change sequence could account for a phase change as large as 350 ns. Thus, the accumulated phase change could be as large as 3.5  $\mu$ s, and, the overall MTIE could be as large as 3.5  $\mu$ s.

$$\text{Phase}_{\text{hold}} = 0.05\text{ppm} \times 2\text{s} = 100\text{ns}$$

$$\text{Phase}_{\text{state}} = 50\text{ns} + 200\text{ns} = 250\text{ns}$$


$$\text{Phase}_{10} = 10 \times (250\text{ns} + 100\text{ns}) = 3.5\mu\text{s}$$

- 0.05 ppm is the accuracy of Holdover Mode
- 50 ns is the maximum phase continuity of the MT9045 from Normal Mode to Holdover Mode
- 200 ns is the maximum phase continuity of the MT9045 from Holdover Mode to Normal Mode (with or without TIE Corrector Circuit)

When 10 Normal to Holdover to Normal mode change sequences occur without MTIE enabled, and in each case holdover was entered for 2 s, each mode change sequence could still account for a phase change as large as 350 ns. However, there would be no accumulated phase change, since the input to output phase is re-aligned after every Holdover to Normal state change. The overall MTIE would only be 350 ns.

### Reset Circuit

A simple power up reset circuit with about a 50  $\mu$ s reset low time is shown in Figure 10. Resistor  $R_P$  is for protection only and limits current into the  $\overline{\text{RST}}$  pin during power down conditions. The reset low time is not critical but should be greater than 300 ns.



**Figure 10 - Power-Up Reset Circuit**

## Lock Indicator

The LOCK pin toggles at a random rate when the PLL is frequency locked to the input reference. In Figure 11 the RC-time-constant circuit can be used to hold the high state of the LOCK pin.

Once the PLL is frequency locked to the input reference, the minimum duration of LOCK pin's high state would be 32 ms and the maximum duration of LOCK pin's low state would not exceed 1 second. The following equations can be used to calculate the charge and discharge times of the capacitor.

$$t_C = -R_D C \ln(1 - V_{T+}/V_{DD}) = 240 \mu s$$

$t_C$  = Capacitor's charge time

$R_D$  = Dynamic resistance of the diode (100  $\Omega$ )

$C$  = Capacitor value (1  $\mu F$ )

$V_{T+}$  = Positive going threshold voltage of the Schmitt Trigger (3.0 V)

$V_{DD}$  = 3.3 V

$$t_D = -R C \ln(V_{T-}/V_{DD}) = 1.65 \text{ seconds}$$


$t_D$  = Capacitor's discharge time

$R$  = Resistor value (3.3 M $\Omega$ )

$C$  = Capacitor value (1  $\mu F$ )


$V_{T-}$  = Negative going threshold voltage of the Schmitt Trigger (2.0 V)

$V_{DD}$  = 3.3 V



**Figure 11 - Time-constant Circuit**

A digital alternative to the RC-time-constant circuit is presented in Figure 12. The circuit in Figure 12 can be used to generate a steady lock signal. The circuit monitors the MT9045's LOCK pin, as long as it detects a positive pulse every 1.024 seconds or less, the Advanced Lock output will remain high. If no positive pulse is detected on the LOCK output within 1.024 seconds, the Advanced LOCK output will go low.



**Figure 12 - Digital Lock Pin Circuit**

**Absolute Maximum Ratings\*** - Voltages are with respect to ground ( $V_{SS}$ ) unless otherwise stated.

	Parameter	Symbol	Min.	Max.	Units
1	Supply voltage	$V_{DD}$	-0.3	7.0	V
2	Voltage on any pin	$V_{PIN}$	-0.3	$V_{DD} + 0.3$	V
3	Current on any pin	$I_{PIN}$		30	mA
4	Storage temperature	$T_{ST}$	-55	125	° C
5	48 SSOP package power dissipation	$P_{PD}$		200	mW

\* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

**Recommended Operating Conditions** - Voltages are with respect to ground ( $V_{SS}$ ) unless otherwise stated.

	Characteristics	Sym.	Min.	Max.	Units
1	Supply voltage	$V_{DD}$	3.0	3.6	V
2	Operating temperature	$T_A$	-40	85	° C

**DC Electrical Characteristics\*** - Voltages are with respect to ground ( $V_{SS}$ ) unless otherwise stated.

	Characteristics	Sym.	Min.	Max.	Units	Conditions/Notes
1	Supply current with: $OSC_i = 0V$	$I_{DDS}$		1.8	mA	Outputs unloaded
2	$OSC_i = \text{Clock}$	$I_{DD}$		50	mA	Outputs unloaded
3	CMOS high-level input voltage	$V_{CIH}$	$0.7V_{DD}$		V	
4	CMOS low-level input voltage	$V_{CIL}$		$0.3V_{DD}$	V	
5	Input leakage current	$I_{IL}$	-15	15	$\mu A$	$V_I = V_{DD}$ or 0 V
6	High-level output voltage	$V_{OH}$	2.4		V	$I_{OH} = 10 \text{ mA}$
7	Low-level output voltage	$V_{OL}$		0.4	V	$I_{OL} = 10 \text{ mA}$

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.



**AC Electrical Characteristics - Performance**

	Characteristics	Sym.	Min.	Max.	Units	Conditions/ Notes†
1	Freerun Mode accuracy with OSCi at: $\pm 0$ ppm		-0	+0	ppm	5-9
2	$\pm 32$ ppm		-32	+32	ppm	5-9
3	$\pm 100$ ppm		-100	+100	ppm	5-9
4	Holdover Mode accuracy with OSCi at: $\pm 0$ ppm		-0.05	+0.05	ppm	1,2,4,6-9,41
5	$\pm 32$ ppm		-0.05	+0.05	ppm	1,2,4,6-9,41
6	$\pm 100$ ppm		-0.05	+0.05	ppm	1,2,4,6-9,41
7	Capture range with OSCi at: $\pm 0$ ppm		-230	+230	ppm	1-3,6-9
8	$\pm 32$ ppm		-198	+198	ppm	1-3,6-9
9	$\pm 100$ ppm		-130	+130	ppm	1-3,6-9
10	Phase lock time			30	s	1-3,6-15
11	Output phase continuity with: reference switch			200	ns	1-3,6-15
12	mode switch to Normal			200	ns	1-2,4-15
13	mode switch to Freerun			200	ns	1-,4,6-15
14	mode switch to Holdover			50	ns	1-3,6-15
15	MTIE (maximum time interval error)			600	ns	1-15,28
16	Output phase slope			45	us/s	1-15,28
17	Reference input for Auto-Holdover with: 8 kHz, 19.44 MHz		-30k	+30k	ppm	1-3,6,9,10-12
18	1.544 MHz		-30k	+30k	ppm	1-3,7,10-12
19	2.048 MHz		-30k	+30k	ppm	1-3,8,10-12

† See "Notes" following AC Electrical Characteristics tables.

**AC Electrical Characteristics - Timing Parameter Measurement Voltage Levels\*** - Voltages are with respect to ground ( $V_{SS}$ ) unless otherwise stated

	Characteristics	Sym.	CMOS	Units
1	Threshold Voltage	$V_T$	$0.5V_{DD}$	V
2	Rise and Fall Threshold Voltage High	$V_{HM}$	$0.7V_{DD}$	V
3	Rise and Fall Threshold Voltage Low	$V_{LM}$	$0.3V_{DD}$	V

\* Supply voltage and operating temperature are as per Recommended Operating Conditions.

\* Timing for input and output signals is based on the worst case result of the CMOS thresholds.

\* See Figure 12.




Figure 13 - Timing Parameter Measurement Voltage Levels

## AC Electrical Characteristics - Input/Output Timing




Figure 14 - Input to Output Timing (Normal Mode)

	Characteristics	Sym.	Min.	Max.	Units
1	Reference input pulse width high or low	$t_{RW}$	100		ns
2	Reference input rise or fall time	$t_{IRF}$		10	ns
3	8 kHz reference input to F8o delay	$t_{R8D}$	-21	6	ns
4	1.544 MHz reference input to F8o delay	$t_{R15D}$	337	363	ns
5	2.048 MHz reference input to F8o delay	$t_{R2D}$	222	238	ns
6	19.44 MHz reference input to F8o delay	$t_{R19D}$	46	57	ns
7	F8o to $\overline{F0o}$ delay	$t_{F0D}$	111	130	ns
8	$\overline{F16o}$ setup to $\overline{C16o}$ falling	$t_{F16S}$	25	40	ns
9	$\overline{F16o}$ hold to $\overline{C16o}$ rising	$t_{F16H}$	-10	10	ns
10	F8o to C1.5o delay	$t_{C15D}$	-45	-25	ns
11	F8o to C6o delay	$t_{C6D}$	-10	10	ns
12	F8o to C2o delay	$t_{C2D}$	-11	5	ns
13	F8o to $\overline{C4o}$ delay	$t_{C4D}$	-11	5	ns
14	F8o to C8o delay	$t_{C8D}$	-11	5	ns
15	F8o to $\overline{C16o}$ delay	$t_{C16D}$	-11	5	ns
16	F8o to TSP delay	$t_{TSPD}$	-6	10	ns
17	F8o to RSP delay	$t_{RSPD}$	-8	8	ns
18	F8o to C19o delay	$t_{C19D}$	-15	5	ns
19	C1.5o pulse width high or low	$t_{C15W}$	309	339	ns
20	C6o pulse width high or low	$t_{C6W}$	70	86	ns
21	C2o pulse width high or low	$t_{C2W}$	230	258	ns
22	$\overline{C4o}$ pulse width high or low	$t_{C4W}$	111	133	ns
23	C8o pulse width high or low	$t_{C8W}$	52	70	ns
24	$\overline{C16o}$ pulse width high or low	$t_{C16WL}$	24	35	ns
25	TSP pulse width high	$t_{TSPW}$	478	494	ns
26	RSP pulse width high	$t_{RSPW}$	474	491	ns
27	C19o pulse width high	$t_{C19WH}$	25	35	ns
28	C19o pulse width low	$t_{C19WL}$	17	25	ns
29	$\overline{F0o}$ pulse width low	$t_{F0WL}$	234	254	ns
30	F8o pulse width high	$t_{F8WH}$	109	135	ns
31	$\overline{F16o}$ pulse width low	$t_{F16WL}$	47	75	ns
32	Output clock and frame pulse rise or fall time	$t_{ORF}$		9	ns
33	Input Controls Setup Time	$t_S$	100		ns
34	Input Controls Hold Time	$t_H$	100		ns




Figure 15 - Output Timing 1




Figure 16 - Output Timing 2