mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Document Number: MW7IC2220N Rev. 2, 5/2011

MW7IC2220NR1

RF LDMOS Wideband Integrated Power Amplifiers

The MW7IC2220N wideband integrated circuit is designed with on-chip matching that makes it usable from 2000 to 2200 MHz. This multi-stage structure is rated for 24 to 32 Volt operation and covers all typical cellular base station modulation formats including TD-SCDMA.

- Typical Single-Carrier W-CDMA Performance: V_{DD} = 28 Volts, I_{DQ1} = 80 mA, I_{DQ2} = 300 mA, P_{out} = 2 Watts Avg., f = 2167.5 MHz, IQ Magnitude Clipping, Channel Bandwidth = 3.84 MHz, Input Signal PAR = 7.5 dB @ 0.01% Probability on CCDF. Power Gain — 31 dB
 Deven Added Effection = 100(
 - Power Added Efficiency 13% ACPR @ 5 MHz Offset — -50 dBc in 3.84 MHz Bandwidth
- Capable of Handling 5:1 VSWR, @ 28 Vdc, 2140 MHz, 20 Watts CW Output Power
- Stable into a 5:1 VSWR. All Spurs Below -60 dBc @ 100 mW to 5 Watts CW P_{out}.
- Typical P_{out} @ 1 dB Compression Point \simeq 20 Watts CW

Features

- Characterized with Series Equivalent Large-Signal Impedance Parameters and Common Source S-Parameters
- On-Chip Matching (50 Ohm Input, DC Blocked, >3 Ohm Output)
- Integrated Quiescent Current Temperature Compensation with Enable/Disable Function ⁽¹⁾
- Integrated ESD Protection
- 225°C Capable Plastic Package
- RoHS Compliant
- In Tape and Reel. R1 Suffix = 500 Units, 44 mm Tape Width, 13 inch Reel.





1. Refer to AN1977, Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family and to AN1987, Quiescent Current Control for the RF Integrated Circuit Device Family. Go to http://www.freescale.com/rf. Select Documentation/Application Notes - AN1977 or AN1987.





Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	-0.5, +65	Vdc
Gate-Source Voltage	V _{GS}	-0.5, +5	Vdc
Operating Voltage	V _{DD}	32, +0	Vdc
Storage Temperature Range	T _{stg}	-65 to +150	°C
Case Operating Temperature	T _C	150	°C
Operating Junction Temperature (1,2)	TJ	225	°C
Input Power	P _{in}	20	dBm

Table 2. Thermal Characteristics

Characteristic		Symbol	Value ^(2,3)	Unit
Thermal Resistance, Junction to Case		$R_{ extsf{ heta}JC}$		°C/W
2 W Avg. (P _{out} = 2 W CW, Case Temperature = 78°C)	Stage 1, 28 Vdc, I _{DQ1} = 80 mA Stage 2, 28 Vdc, I _{DQ2} = 300 mA		4.3 1.5	
20 W Avg. (P _{out} = 20 W CW, Case Temperature = 82°C)	Stage 1, 28 Vdc, I _{DQ1} = 80 mA Stage 2, 28 Vdc, I _{DQ2} = 300 mA		4.3 1.25	

Table 3. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22-A114)	0 (Minimum)
Machine Model (per EIA/JESD22-A115)	A (Minimum)
Charge Device Model (per JESD22-C101)	III (Minimum)

Table 4. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

Table 5. Electrical Characteristics (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Stage 1 — Off Characteristics		1		1	
Zero Gate Voltage Drain Leakage Current $(V_{DS} = 65 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	I _{DSS}	_	_	10	μAdc
Zero Gate Voltage Drain Leakage Current $(V_{DS} = 28 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	I _{DSS}	_	_	1	μAdc
Gate-Source Leakage Current (V_{GS} = 5 Vdc, V_{DS} = 0 Vdc)	I _{GSS}	_	-	1	μAdc
Stage 1 — On Characteristics					
Gate Threshold Voltage (V _{DS} = 10 Vdc, I _D = 23 μAdc)	V _{GS(th)}	1.2	2	2.7	Vdc
Gate Quiescent Voltage (V _{DS} = 28 Vdc, I _{DQ1} = 80 mAdc)	V _{GS(Q)}	_	2.8	_	Vdc
Fixture Gate Quiescent Voltage (V _{DD} = 28 Vdc, I _{DQ1} = 80 mAdc, Measured in Functional Test)	V _{GG(Q)}	9.5	12.2	16.5	Vdc

1. Continuous use at maximum temperature will affect MTTF.

MTTF calculator available at <u>http://www.freescale.com/rf</u>. Select Software & Tools/Development Tools/Calculators to access MTTF calculators by product.

3. Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers.* Go to <u>http://www.freescale.com/rf</u>. Select Documentation/Application Notes - AN1955.

(continued)



Characteristic	Symbol	Min	Тур	Мах	Unit
Stage 2 — Off Characteristics					
Zero Gate Voltage Drain Leakage Current $(V_{DS} = 65 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	I _{DSS}	_	_	10	μAdc
Zero Gate Voltage Drain Leakage Current $(V_{DS} = 28 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	I _{DSS}	_	—	1	μAdc
Gate-Source Leakage Current (V _{GS} = 5 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	_	1	μAdc
Stage 2 — On Characteristics	·				
Gate Threshold Voltage (V _{DS} = 10 Vdc, I _D = 150 μAdc)	V _{GS(th)}	1.2	2	2.7	Vdc
Gate Quiescent Voltage (V _{DS} = 28 Vdc, I _{DQ2} = 300 mAdc)	V _{GS(Q)}	_	2.7		Vdc
Fixture Gate Quiescent Voltage (V _{DD} = 28 Vdc, I _{DQ2} = 300 mAdc, Measured in Functional Test)		7	8	12.5	Vdc
Drain-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 1 Adc)	V _{DS(on)}	0.2	0.39	1.2	Vdc
Stage 2 — Dynamic Characteristics ⁽¹⁾			1		1
Output Capacitance (V _{DS} = 28 Vdc ± 30 mV(rms)ac @ 1 MHz, V _{GS} = 0 Vdc)	C _{oss}		205	_	pF
Functional Tests (In Freescale Wideband 2110-2170 MHz Test Fixture, P _{out} = 2 W Avg., f = 2167.5 MHz, Single-Carrier W-CDMA, IQ Magnitude ACPR measured in 3.84 MHz Channel Bandwidth @ ±5 MHz Offset.	50 ohm system) Clipping, Input S	V _{DD} = 28 Vd Signal PAR =	lc, I _{DQ1} = 80 r 7.5 dB @ 0.0	mA, I _{DQ2} = 30 1% Probabili	00 mA, ty on CCDF.
Power Gain	G _{ps}	29	31	34	dB
Power Added Efficiency	PAE	11	13	_	%
Adjacent Channel Power Ratio	ACPR	_	-50	-47	dBc
Input Return Loss	IRL	_	-14	-12	dB
Typical Performances (In Freescale Test Fixture, 50 ohm system) V _{DD} =	= 28 Vdc, I _{DQ1} = 8	80 mA, I _{DQ2}	= 300 mA, 21	10-2170 MH	z
Pout @ 1 dB Compression Point, CW	P1dB	_	20	_	W
IMD Symmetry @ 18 W PEP, P _{out} where IMD Third Order Intermodulation ≌ 30 dBc (Delta IMD Third Order Intermodulation between Upper and Lower Sidebands > 2 dB)	IMD _{sym}	_	40	_	MHz
VBW Resonance Point (IMD Third Order Intermodulation Inflection Point)	VBW _{res}	—	70	_	MHz
Gain Flatness in 60 MHz Bandwidth @ P _{out} = 2 W Avg.	G _F	-	0.6	- T	dB
Average Deviation from Linear Phase in 60 MHz Bandwidth	Φ	_	1.2	_	٥

2.5

15

0.036

0.003

_

Delay

 $\Delta \Phi$

ΔG

 $\Delta P1dB$

@ P_{out} = 20 W CW

(-30°C to +85°C)

(-30°C to +85°C)

f = 2140 MHz, Six Sigma Window Gain Variation over Temperature

Output Power Variation over Temperature

Average Group Delay @ Pout = 20 W CW, f = 2140 MHz

1. Part internally matched both on input and output.

Part-to-Part Insertion Phase Variation @ Pout = 20 W CW,

ns

0

dB/°C

dB/°C



RF Device Data

Freescale Semiconductor

MW7IC2220NR1 MW7IC2220GNR1 MW7IC2220NBR1

Z5

Z6

Z7

0.570" x 0.322" Microstrip

0.204" x 0.322" Microstrip

0.050" x 0.322" Microstrip

Part	Description	Part Number	Manufacturer
C1	0.1 pF Chip Capacitor	ATC100B0R1JT500XT	ATC
C2, C3	8.2 pF Chip Capacitors	ATC100B8R2BT500XT	ATC
C4	4.7 μF, 50 V Chip Capacitor	C4532X7R1H475KT	TDK
C5, C6	0.4 pF Chip Capacitors	ATC100B0R4JT500XT	ATC
C7, C9	10 μF, 50 V Chip Capacitors	C3225Y5V1H106ZT	TDK
C8, C10	5.6 pF Chip Capacitors	ATC100B5R6JT500XT	ATC
C11, C12	0.3 pF Chip Capacitors	ATC100B0R3JT500XT	ATC
C13	0.8 pF Chip Capacitor	ATC100B0R8JT500XT	ATC
C14	1.1 pF Chip Capacitor	ATC100B1R1JT500XT	ATC
C15, C16, C21	9.1 pF Chip Capacitors	ATC100B9R1JT500XT	ATC
C17, C22	0.1 μF, 250 V Chip Capacitors	C3216X7R2E104KT	TDK
C18, C23	6.8 μF, 50 V Chip Capacitors	C4532X7R1H685KT	TDK
C19, C24	4.7 μF, 50 V Chip Capacitors	C4532X7R1H475KT	TDK
C20, C25	10 μF, 50 V Chip Capacitors	C3225Y5V1H106ZT	TDK
C26	470 μF, 63 V Electrolytic Capacitor	477KXM063M	Illinois Capacito
R1, R2	10 kΩ, 1/4 W Chip Resistors	CRCW12061002FKEA	Vishay

Figure 3. MW7IC2220NR1(GNR1)(NBR1) Test Circuit Schemati
--

Z11 Z12

PCB

0.364" x 0.083" Microstrip

Arlon CuClad 250GX-0300-55-22, 0.030", ϵ_{r} = 2.55

Z13, Z14 1.042" x 0.083" Microstrip

Table 6	MW7IC0000ND1	(CND1)/NDD1)	Fact Circuit Compone	nt Decignations and Values
Table 0.			ieal Gilcuit Goillboile	III Designations and values

V_{DD1} RF $INPUT$ $Z1$ T	$ \begin{array}{c} $	1 NC DUT 3 NC 4 NC 5 NC 4 Ouiescent 7 NC 9 Ouiescent 10 NC 11 NC 11 NC	Current sation	$\begin{array}{c} \downarrow \\ \downarrow \\ \hline \\$	V_{DD2} 20 Z_{11} Z_{12} C_{15} C_{14} Z_{12} C_{15} T_{14} T_{15} T_{15} T_{14} T_{15}
	Z1 0.090"> Z2 2.107"> Z3 0.016"> Z4 0.106">	x 0.083″ Microstrip x 0.083″ Microstrip x 0.083″ x 0.055″ Taper x 0.055″ Microstrip	Z8 Z9 Z10 711	0.263" x 0.123" Microstrip 0.125" x 0.123" Microstrip 0.280" x 0.083" Microstrip 0.373" x 0.083" Microstrip	
	24 0.100 7	v 0.000 microsurp	211		



Figure 4. MW7IC2220NR1(GNR1)(NBR1) Test Circuit Component Layout



TYPICAL CHARACTERISTICS







Figure 6. Output Peak-to-Average Ratio Compression (PARC) Broadband Performance @ P_{out} = 5 Watts Avg.



MW7IC2220NR1 MW7IC2220GNR1 MW7IC2220NBR1

50





Efficiency and ACPR versus Output Power

MW7IC2220NR1 MW7IC2220GNR1 MW7IC2220NBR1

(dBc)

ACPR

G_{ps}, POWER GAIN (dB)



TYPICAL CHARACTERISTICS





W-CDMA TEST SIGNAL



Clipping, Single-Carrier Test Signal

f, FREQUENCY (MHz) Figure 14. Single-Carrier W-CDMA Spectrum



 V_{DD} = 28 Vdc, I_{DQ1} = 80 mA, I_{DQ2} = 300 mA, P_{out} = 2 W Avg.

f MHz	Z _{in} Ω	Z _{load} Ω
2060	49.57 - j3.62	11.06 - j3.26
2080	49.49 - j3.77	10.83 - j2.96
2100	49.42 - j3.94	10.55 - j2.62
2120	49.35 - j4.12	10.30 - j2.23
2140	49.30 - j4.29	10.08 - j1.86
2160	49.25 - j4.48	9.86 - j1.51
2180	49.21 - j4.67	9.65 - j1.13
2200	49.17 - j4.86	9.45 - j0.76
2220	49.15 - j5.06	9.25 - j0.40

Z_{in} = Device input impedance as measured from gate to ground.





Figure 15. Series Equivalent Input and Load Impedance



Table 7. Common Source S-Parameters (V _{DD} = 28 V,	$I_{DQ1} = 90 \text{ mA}, I_{DQ2} = 420 \text{ mA}, T_A$	= 25°C, 50 Ohm System)
--	--	------------------------

f	S	11	S	21	S	12	S	22
MHz	S ₁₁	$\angle \phi$	S ₂₁	$\angle \phi$	S ₁₂	$\angle \phi$	S ₂₂	$\angle \phi$
1500	0.452	134	0.356	7.81	0.001	-108	0.979	160
1550	0.407	117	0.757	-7.8	0.000	-67.7	0.969	157
1600	0.354	96.5	1.430	-31	0.000	-65.8	0.955	154
1650	0.316	85.1	2.330	-52.1	0.001	-27.1	0.935	151
1700	0.279	68	3.690	-73.6	0.001	-43.4	0.909	148
1750	0.222	49.5	5.800	-93.3	0.002	-21.9	0.878	143
1800	0.140	30.4	9.570	-113	0.003	-24.8	0.833	137
1850	0.046	21.9	17.000	-137	0.004	-33.7	0.737	124
1900	0.094	135	33.600	-173	0.007	-41.8	0.476	91.7
1950	0.238	56.4	58.300	124	0.009	-86.4	0.396	-79.7
2000	0.254	-29.2	47.800	59.5	0.006	-118	0.873	-149
2050	0.241	-84.1	34.300	22.9	0.004	-122	0.927	-171
2100	0.252	-120	27.700	-3.98	0.004	-125	0.911	-179
2150	0.201	-142	23.900	-28.2	0.003	-128	0.891	177
2200	0.174	-162	21.100	-51.8	0.003	-130	0.878	175
2250	0.148	168	18.800	-75.9	0.003	-131	0.872	175
2300	0.135	103	15.800	-100	0.003	-139	0.882	175
2350	0.197	35.4	12.600	-118	0.003	-155	0.906	174
2400	0.244	1.73	11.100	-132	0.002	-156	0.919	173
2450	0.291	-11.1	10.400	-147	0.002	-157	0.926	171
2500	0.340	-19	9.750	-163	0.002	-147	0.933	170
2550	0.391	-26.9	9.230	-179	0.001	-150	0.938	169
2600	0.435	-35.2	8.760	164	0.001	-144	0.942	168
2650	0.475	-44.4	8.290	146	0.001	-137	0.945	166
2700	0.455	-46	7.050	129	0.001	-90.2	0.950	166
2750	0.535	-60.2	6.690	112	0.001	-106	0.955	164
2800	0.571	-71.2	5.980	95.1	0.001	-103	0.955	163
2850	0.598	-82	5.170	78.5	0.002	-96.5	0.954	162
2900	0.623	-92.9	4.370	63.1	0.002	-103	0.955	162
2950	0.643	-102	3.690	48.7	0.002	-96.2	0.954	161
3000	0.668	-109	3.100	35.4	0.002	-106	0.951	161
3050	0.681	-116	2.580	22.7	0.002	-107	0.952	161
3100	0.694	-121	2.130	11	0.002	-87.9	0.957	160
3150	0.712	-124	1.760	-0.057	0.002	-96.1	0.959	160
3200	0.724	-127	1.440	-10.9	0.002	-99.6	0.959	160
3250	0.726	-130	1.170	-21.1	0.002	-82.4	0.962	159
3300	0.705	-130	0.928	-28.7	0.003	-66.9	0.963	159
3350	0.743	-132	0.780	-37	0.003	-77.2	0.959	158
3400	0.748	-135	0.652	-44.3	0.003	-88	0.955	157
3450	0.753	-137	0.555	-50.3	0.003	-78.6	0.955	156

(continued)



f	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
MHz	S ₁₁	$\angle \phi$	S ₂₁	$\angle \phi$	S ₁₂	$\angle \phi$	S ₂₂	$\angle \phi$
3500	0.759	-140	0.486	-56.1	0.004	-81.1	0.954	155
3550	0.765	-144	0.440	-62.4	0.004	-82	0.946	154
3600	0.770	-148	0.401	-69.7	0.004	-85.9	0.941	153
3650	0.774	-153	0.370	-77.4	0.005	-96.4	0.941	151
3700	0.780	-159	0.338	-85.1	0.006	-94.9	0.940	150
3750	0.795	-164	0.306	-93.2	0.006	-99.3	0.933	148
3800	0.810	-170	0.273	-101	0.008	-110	0.928	146
3850	0.821	-175	0.239	-107	0.008	-113	0.934	145
3900	0.839	-178	0.207	-111	0.008	-112	0.936	144
3950	0.855	179	0.178	-114	0.008	-117	0.927	144
4000	0.862	176	0.156	-116	0.008	-123	0.935	144

Table 7. Common Source S-Parameters (V_{DD} = 28 V, I_{DQ1} = 90 mA, I_{DQ2} = 420 mA, T_A = 25°C, 50 Ohm System) (continued)



ALTERNATIVE PEAK TUNE LOAD PULL CHARACTERISTICS







	Z _{source} Ω	Z _{load} Ω
P1dB	40.41 + j2.31	3.13 - j4.89

Figure 16. Pulsed CW Output Power versus Input Power @ 28 V @ 2110 MHz



NOTE: Load Pull Test Fixture Tuned for Peak P1dB Output Power @ 28 V

Test Impedances per Compression Level

	Z _{source} Ω	Z _{load} Ω
P1dB	44.66 - j5.79	3.06 - j5.22

Figure 17. Pulsed CW Output Power versus Input Power @ 28 V @ 2170 MHz



Figure 18. MW7IC2220NR1(GNR1)(NBR1) Test Circuit Schematic — TD-SCDMA

Table 8. M\	V7IC2220NR1	(GNR1)(NBR1)	Test Circuit (Component [Designations and	Values — TD-SCDMA
		· / /			3	

Part	Description	Part Number	Manufacturer
C1	1 pF Chip Capacitor	ATC100B1R0JT500XT	ATC
C2, C3	8.2 pF Chip Capacitors	ATC100B8R2BT500XT	ATC
C4	4.7 μF, 50 V Chip Capacitor	C4532X7R1H475KT	TDK
C5, C6	0.4 pF Chip Capacitors	ATC100B0R4JT500XT	ATC
C7, C9	10 μF, 50 V Chip Capacitors	C3225Y5V1H106ZT	TDK
C8, C10	5.6 pF Chip Capacitors	ATC100B5R6JT500XT	ATC
C11	1.1 pF Chip Capacitor	ATC100B1R1JT500XT	ATC
C12, C13, C18	9.1 pF Chip Capacitors	ATC100B9R1JT500XT	ATC
C14, C19	0.1 μF, 250 V Chip Capacitors	C3216X7R2E104KT	TDK
C15, C20	6.8 μF, 50 V Chip Capacitors	C4532X7R1H685KT	TDK
C16, C21	4.7 μF, 50 V Chip Capacitors	C4532X7R1H475KT	TDK
C17, C22	10 μF, 50 V Chip Capacitors	C3225Y5V1H106ZT	TDK
C23	470 μF, 63 V Electrolytic Capacitor	477KXM063M	Illinois Capacitor
R1, R2	11 Ω, 1/4 W Chip Resistors	CRCW120611R0FKEA	Vishay



Figure 19. MW7IC2220NR1(GNR1)(NBR1) Test Circuit Component Layout - TD-SCDMA



TYPICAL CHARACTERISTICS



Figure 20. 6-Carrier TD-SCDMA ACPR, ALT and Drain Efficiency versus Output Power



Figure 21. 6-Carrier TD-SCDMA Spectrum



 V_{DD} = 28 Vdc, I_{DQ1} = 190 mA, I_{DQ2} = 300 mA

f MHz	Z _{in} Ω	Z _{load} Ω
1950	50 + j0	15.539 - j10.702
1960	50 + j0	14.953 - j10.522
1970	50 + j0	14.373 - j10.327
1980	50 + j0	13.837 - j10.120
1990	50 + j0	13.294 - j9.886
2000	50 + j0	12.768 - j9.608
2010	50 + j0	12.275 - j9.298
2020	50 + j0	11.832 - j9.000
2030	50 + j0	11.422 - j8.708
2040	50 + j0	11.015 - j8.441
2050	50 + j0	10.621 - j8.175
2060	50 + j0	10.235 - j7.916
2070	50 + j0	9.868 - j7.644

 Z_{in} = Device input impedance as measured from gate to ground.

 Z_{load} = Test circuit impedance as measured from drain to ground.



Figure 22. Series Equivalent Input and Load Impedance — TD-SCDMA



PACKAGE DIMENSIONS





VIEW Y-Y

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:	DOCUMENT NO): 98ARH99164A	REV: P	
MULTILEAD	CASE NUMBER: 1329-09 18 MAY 2010			
		STANDARD: NO	N-JEDEC	



NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE -H- IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 (0.15) PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- 5. DIMENSIONS "b", "b1", "b2" AND "b3" DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 (0.13) TOTAL IN EXCESS OF THE "b", "b1", "b2" AND "b3" DIMENSIONS AT MAXIMUM MATERIAL CONDITION.
- 6. HATCHING REPRESENTS THE EXPOSED AREA OF THE HEAT SLUG. HATCHED AREA SHOWN IS ON THE SAME PLANE.
- 7. DIM A2 APPLIES WITHIN ZONE "J" ONLY.

	IN	СН	MI	LIMETER		INCH		М	ILLIMETER	
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX	
А	.100	.104	2.54	2.64	b	.011	.017	0.28	3 0.43	
A1	.038	.044	0.96	1.12	b1	.037	.043	0.94	1.09	
A2	.040	.042	1.02	1.07	b2	.037	.043	0.94	1.09	
D	.928	.932	23.57	23.67	b3	.225	.231	5.72	2 5.87	
D1	.810	BSC	20	0.57 BSC	c1	.007	.011	.18	.28	
Е	.551	.559	14.00	14.20	е	.054 BSC		1	1.37 BSC	
E1	.353	.357	8.97	9.07	e1	.040 BSC		1	.02 BSC	
E2	.346	.350	8.79	8.89	e2	.224 BSC		5	5.69 BSC	
F	.025	BSC	0.	.64 BSC	eЗ	.1	50 BSC		3.81 BSC	
м	.600		15.24		r1	.063	.068	1.6	1.73	
N	.270		6.86							
					aaa		.004		.10	
© F	REESCALE SEI ALL RIGHT	MICONDUCTOR, S RESERVED.	INC.	MECHANICA	L OUT	LINE	PRINT VERS	SION NO	T TO SCALE	
TITLE:					DOCU	MENT NO): 98ARH99164	A	REV: P	
	10-1	272 WID	E BOI	JY	CASE	NUMBER	2: 1329–09		18 MAY 2010	
	Í	VIUL II—L	EAD		STAN	DARD: NO	N-JEDEC		·	



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:	DOCUMENT NO): 98ASA10754D	REV: A	
16 LEAD	CASE NUMBER: 1886-01 31 AUG 2007			
		STANDARD: NO	N-JEDEC	



VIEW Y-Y

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:	DOCUMENT NO): 98ASA10754D	REV: A	
16 LEAD	CASE NUMBER: 1886-01 31 AUG 2007			
10 LLAD		STANDARD: NO	N-JEDEC	



NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE -H- IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 (0.15) PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- 5. DIMENSIONS "b", "b1", "b2" AND "b3" DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 (0.13) TOTAL IN EXCESS OF THE "b", "b1", "b2" AND "b3" DIMENSIONS AT MAXIMUM MATERIAL CONDITION.
- 6. DATUM -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-.
- 7. DIMENSION A2 APPLIES WITHIN ZONE "J" ONLY.
- 8. HATCHING REPRESENTS THE EXPOSED AREA OF THE HEAT SLUG. HATCHED AREA SHOWN IS ON THE SAME PLANE.

	IN	СН	MI	LIMETER			INCH	MILLIMETER		
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX	
А	.100	.104	2.54	2.64	F	.c	25 BSC	(0.64 BSC	
A1	.039	.043	0.99	1.09	b	.011	.017	0.28	3 0.43	
A2	.040	.042	1.02	1.07	b1	.037	.043	0.94	1.09	
D	.712	.720	18.08	18.29	b2	.037	.043	0.94	4 1.09	
D1	.688	.692	17.48	17.58	b3	.225	.231	5.72	2 5.87	
D2	.011	.019	0.28	0.48	c1	.007	.011	.18	.28	
D3	.600		15.24		е	.054 BSC		1.37 BSC		
Е	.551	.559	14	14.2	e1	.040 BSC		1.02 BSC		
E1	.353	.357	8.97	9.07	e2	.2	24 BSC	5.69 BSC		
E2	.132	.140	3.35	3.56	e3	.1	50 BSC	3.81 BSC		
E3	.124	.132	3.15	3.35	aaa		.004	.10		
E4	.270		6.86							
E5	.346	.350	8.79	8.89						
© F	REESCALE SEN ALL RIGHT	ICONDUCTOR, S RESERVED.	INC.	MECHANICA	L OUT	LINE	PRINT VERS	SION NC	T TO SCALE	
			\mathbf{v}	DOCU	MENT NO): 98ASA10754	D	REV: A		
16 LEAD			CASE	CASE NUMBER: 1886-01 31 AUG			31 AUG 2007			
					STAN	DARD: NO	N-JEDEC			





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	L OUTLINE	PRINT VERSION NOT TO SCALE		
TITLE: TO-270 WIDE BODY		DOCUMENT NO: 98ASA10755D		REV: A
16 LEAD,	CASE NUMBER	31 AUG 2007		
GULL WING	STANDARD: NON-JEDEC			



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANIC		L OUTLINE	OUTLINE PRINT VERSION NOT TO	
TITLE: TO-270 WIDE BO	DOCUMENT NO	REV: A		
16 LEAD,	CASE NUMBER	31 AUG 2007		
GULL WING		STANDARD: NON-JEDEC		



NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE -H- IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 (0.15) PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- 5. DIMENSIONS "b", "b1", "b2" AND "b3" DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 (0.13) TOTAL IN EXCESS OF THE "b", "b1", "b2" AND "b3" DIMENSIONS AT MAXIMUM MATERIAL CONDITION.
- 6. DATUM -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-.
- 7. HATCHING REPRESENTS EXPOSED AREA OF THE HEAT SLUG. HATCHED AREA SHOWN IS ON THE SAME PLANE.

	INCH		MILLIMETER			INCH		MILLIMETER	
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX
А	.100	.104	2.54	2.64	L	.018	.024	0.46	0.61
A1	.001	.004	0.02	0.10	L1	.010 BSC		0.25 BSC	
A2	.099	.110	2.51	2.79	ь	.011	.017	0.28	0.43
D	.712	.720	18.08	18.29	b1	.037	.043	0.94	1.09
D1	.688	.692	17.48	17.58	b2	.037	.043	0.94	1.09
D2	.011	.019	0.28	0.48	b3	.225	.231	5.72	5.87
D3	.600		15.24		c1	.007	.011	0.18	0.28
Е	.429	.437	10.9	11.1	е	.054 BSC		1.37 BSC	
E1	.353	.357	8.97	9.07	e1	.040 BSC		1.02 BSC	
E2	.132	.140	3.35	3.56	e2	.224 BSC		5.69 BSC	
E3	.124	.132	3.15	3.35	e3	.150 BSC		3.81 BSC	
E4	.270		6.86		t	2.	8'	2.	8.
E5	.346	.350	8.79	8.89	مەم	.004			0.10
© FREESCALE SEMICONDUCTOR, INC. MECHANICA			AL OUT	L OUTLINE PRINT VERSION N			T TO SCALE		
TITLE: TO-270 WIDE BODY 16 LEAD,				DOCL	DOCUMENT NO: 98ASA10755D			REV: A	
				CASE NUMBER: 1887-01			31 AUG 2007		
GULL WING			STANDARD: NON-JEDEC						