

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# MX25L12836E HIGH PERFORMANCE SERIAL FLASH SPECIFICATION



# **Contents**

| FEATURES  | 5  |
|---|----|
| GENERAL DESCRIPTION   | 7  |
| Table 1. Additional Features  | 7  |
| PIN CONFIGURATION   | 8  |
| PIN DESCRIPTION   | 8  |
| BLOCK DIAGRAM   | 9  |
| DATA PROTECTION   | 10 |
| Table 2. Protected Area Sizes   | 11 |
| Table 3. 4K-bit Secured OTP Definition  | 11 |
| Memory Organization   |    |
| Table 4. Memory Organization  | 12 |
| DEVICE OPERATION  | 13 |
| Figure 1. Serial Modes Supported (for Normal Serial mode)                     | 13 |
| COMMAND DESCRIPTION   | 14 |
| Table 5. Command Sets   | 14 |
| (1) Write Enable (WREN)   | 16 |
| (2) Write Disable (WRDI)  | 16 |
| (3) Read Identification (RDID)  | 16 |
| (4) Read Status Register (RDSR)   | 17 |
| (5) Write Status Register (WRSR)  | 18 |
| Protection Modes  | 18 |
| (6) Read Data Bytes (READ)  | 19 |
| (7) Read Data Bytes at Higher Speed (FAST_READ)                               |    |
| (8) Dual Read Mode (DREAD)  | 19 |
| (9) Quad Read Mode (QREAD)  | 19 |
| (10) Sector Erase (SE)  | 20 |
| (11) Block Erase (BE)   | 20 |
| (12) Block Erase (BE32K)  | 20 |
| (13) Chip Erase (CE)  |    |
| (14) Page Program (PP)  | 21 |
| (15) 4 x I/O Page Program (4PP)   |    |
| Program/Erase Flow(1) with read array data                                    |    |
| Program/Erase Flow(2) without read array data                                 | 24 |
| (16) Continuously program mode (CP mode)                                      |    |
| (17) Parallel Mode (Highly recommended for production throughputs increasing) | 25 |
| (18) Deep Power-down (DP)   |    |
| (19) Release from Deep Power-down (RDP), Read Electronic Signature (RES)      |    |
| (20) Read Electronic Manufacturer ID & Device ID (REMS), (REMS2), (REMS4)     |    |
| Table 6. ID Definitions   |    |
| (21) Enter Secured OTP (ENSO)   |    |
| (22) Exit Secured OTP (EXSO)  |    |
| (23) Read Security Register (RDSCUR)  | 27 |
| Security Register Definition  | 28 |



|       | (24) Write Security Register (WRSCUR)  | . 28 |
|-------|--|------|
|       | (25) Write Protection Selection (WPSEL)  | . 29 |
|       | BP and SRWD if WPSEL=0   | . 29 |
|       | The individual block lock mode is effective after setting WPSEL=1  | . 30 |
|       | WPSEL Flow   |      |
|       | (26) Single Block Lock/Unlock Protection (SBLK/SBULK)  | . 32 |
|       | Block Lock Flow  |      |
|       | Block Unlock Flow  | . 33 |
|       | (27) Read Block Lock Status (RDBLOCK)  | . 34 |
|       | (28) Gang Block Lock/Unlock (GBLK/GBULK)   |      |
|       | (29) Clear SR Fail Flags (CLSR)  | . 34 |
|       | (30) Read SFDP Mode (RDSFDP)   | . 35 |
|       | Read Serial Flash Discoverable Parameter (RDSFDP) Sequence   | . 35 |
|       | Table a. Signature and Parameter Identification Data Values  | . 36 |
|       | Table b. Parameter Table (0): JEDEC Flash Parameter Tables   | . 37 |
|       | Table c. Parameter Table (1): Macronix Flash Parameter Tables  | . 39 |
| POWI  | ER-ON STATE  | . 41 |
| ELEC  | TRICAL SPECIFICATIONS  | . 42 |
|       | ABSOLUTE MAXIMUM RATINGS   | . 42 |
|       | Figure 2. Maximum Negative Overshoot Waveform  | . 42 |
|       | CAPACITANCE TA = 25°C, f = 1.0 MHz   | . 42 |
|       | Figure 3. Maximum Positive Overshoot Waveform  | . 42 |
|       | Figure 4. OUTPUT LOADING   | . 43 |
|       | Table 7. DC CHARACTERISTICS (Temperature = $-40$ °C to 85°C for Industrial grade, VCC = $2.7V \sim 3.6V$ ).                  | . 44 |
|       | Table 8. AC CHARACTERISTICS (Temperature = -40 $^{\circ}$ C to 85 $^{\circ}$ C for Industrial grade, VCC = 2.7V $\sim$ 3.6V) | 45   |
| Timin | g Analysis   | . 47 |
|       | Figure 5. Serial Input Timing  | . 47 |
|       | Figure 6. Output Timing  | . 47 |
|       | Figure 7. WP# Setup Timing and Hold Timing during WRSR when SRWD=1   | . 48 |
|       | Figure 8. Write Enable (WREN) Sequence (Command 06)  | . 48 |
|       | Figure 9. Write Disable (WRDI) Sequence (Command 04)   |      |
|       | Figure 10. Read Identification (RDID) Sequence (Command 9F)  |      |
|       | Figure 11. Read Status Register (RDSR) Sequence (Command 05)   | . 49 |
|       | Figure 12. Write Status Register (WRSR) Sequence (Command 01)  | . 49 |
|       | Figure 13. Read Data Bytes (READ) Sequence (Command 03)  | . 50 |
|       | Figure 14. Read at Higher Speed (FAST_READ) Sequence (Command 0B)  | . 50 |
|       | Figure 15. Dual Read Mode Sequence (Command 3B)  | . 50 |
|       | Figure 16. Quad Read Mode Sequence (Command 6B)  | . 51 |
|       | Figure 17. Sector Erase (SE) Sequence (Command 20)   | . 51 |
|       | Figure 18. Block Erase (BE/EB32K) Sequence (Command D8/52)   | . 51 |
|       | Figure 19. Chip Erase (CE) Sequence (Command 60 or C7)   |      |
|       | Figure 20. Page Program (PP) Sequence (Command 02)   |      |
|       | Figure 21. 4 x I/O Page Program (4PP) Sequence (Command 38)  |      |
|       | Figure 22. Continuously Program (CP) Mode Sequence with Software Detection (Command AD)                                      |      |
|       | Figure 23-1. Enter Parallel Mode (ENPLM) Sequence (Command 55)   |      |
|       | Figure 23-2. Exit Parallel Mode (EXPLM) Sequence (Command 45)  | . 54 |

| Figure 23-3. Parallel Mode Read Identification (Parallel RDID) Sequence (Command 9F)             | 54    |
|--|-------|
| Figure 23-4. Parallel Mode Read Electronic Manufacturer & Device ID (Parallel REMS) Sequence (Co | mmand |
| 90)  | 55    |
| Figure 23-5. Parallel Mode Release from Deep Power-down (RDP) and Read Electronic Signature (RE  | ES)   |
| Sequence   | 55    |
| Figure 23-6. Parallel Mode Read Array (Parallel READ) Sequence (Command 03)                      | 56    |
| Figure 23-7. Parallel Mode Page Program (Parallel PP) Sequence (Command 02)                      | 56    |
| Figure 24. Deep Power-down (DP) Sequence (Command B9)  |       |
| Figure 25. Read Electronic Signature (RES) Sequence (Command AB)                                 | 57    |
| Figure 26. Release from Deep Power-down (RDP) Sequence (Command AB)                              |       |
| Figure 27. Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90 or EF or DF or   | r CF) |
|  | 58    |
| Figure 28. Write Protection Selection (WPSEL) Sequence (Command 68)                              | 58    |
| Figure 29. Single Block Lock/Unlock Protection (SBLK/SBULK) Sequence (Command 36/39)             | 59    |
| Figure 30. Read Block Protection Lock Status (RDBLOCK) Sequence (Command 3C)                     | 59    |
| Figure 31. Gang Block Lock/Unlock (GBLK/GBULK) Sequence (Command 7E/98)                          | 59    |
| Figure 32. Power-up Timing   | 60    |
| Table 9. Power-Up Timing   | 60    |
| INITIAL DELIVERY STATE   | 60    |
| RECOMMENDED OPERATING CONDITIONS   | 61    |
| Figure 33. AC Timing at Device Power-Up  | 61    |
| Figure 34. Power-Down Sequence   | 62    |
| ERASE AND PROGRAMMING PERFORMANCE  |       |
| DATA RETENTION   | 63    |
| LATCH-UP CHARACTERISTICS   | 63    |
| ORDERING INFORMATION   | 64    |
| PART NAME DESCRIPTION  | 65    |
| PACKAGE INFORMATION  | 66    |
| REVISION HISTORY   | 68    |



# 128M-BIT [x 1/x 2/x 4] CMOS MXSMIO<sup>™</sup> (SERIAL MULTI I/O) FLASH MEMORY

#### **FEATURES**

#### **GENERAL**

- Serial Peripheral Interface compatible -- Mode 0 and Mode 3
- 134,217,728 x 1 bit structure or 67,108,864 x 2 bits (2 x I/O mode) structure or 33,554,432 x 4 bits (4 x I/O mode) structure
- · 4096 Equal Sectors with 4K bytes each
  - Any Sector can be erased individually
- · 512 Equal Blocks with 32K bytes each
  - Any Block can be erased individually
- · 256 Equal Blocks with 64K bytes each
  - Any Block can be erased individually
- · Power Supply Operation
  - 2.7 to 3.6 volt for read, erase, and program operations
- Latch-up protected to 100mA from -1V to Vcc +1V

#### **PERFORMANCE**

· High Performance

VCC = 2.7~3.6V

- Normal read
  - 50MHz
- Fast read (Normal Serial Mode)
  - 1 x I/O: 104MHz with 8 dummy cycles
  - 2 x I/O: 70MHz with 8 dummy cycles
  - 4 x I/O: 70MHz with 8 dummy cycles
- Fast program time: 1.4ms(typ.) and 5ms(max.)/page (256-byte per page)
- Byte program time: 9us (typical)
- Continuously Program mode (automatically increase address under word program mode)
- Fast erase time: 60ms (typ.)/sector (4K-byte per sector); 0.7s(typ.) /block (64K-byte per block); 80s(typ.) /chip
- Low Power Consumption
  - Low active read current: 19mA(max.) at 104MHz and 10mA(max.) at 33MHz
  - Low active programming current: 25mA (max.)
  - Low active erase current: 25mA (max.)
  - Low standby current: 100uA (max.)
  - Deep power down current: 40uA (max.)
- Typical 100,000 erase/program cycles
- · 20 years data retention

#### **SOFTWARE FEATURES**

- · Input Data Format
  - 1-byte Command code
- · Advanced Security Features
  - BP0-BP3 block group protect
  - Flexible individual block protect when OTP WPSEL=1



- Additional 4K bits secured OTP for unique identifier
- · Auto Erase and Auto Program Algorithms
  - Automatically erases and verifies data at selected sector
  - Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse width (Any page to be programed should have page in the erased state first.)
- Status Register Feature
- Electronic Identification
  - JEDEC 1-byte Manufacturer ID and 2-byte Device ID
  - RES command for 1-byte Device ID
  - Both REMS, REMS2 and REMS4 commands for 1-byte Manufacturer ID and 1-byte Device ID
- Support Serial Flash Discoverable Parameters (SFDP) mode

#### HARDWARE FEATURES

- SCLK Input
  - Serial clock input
- SI/SIO0
  - Serial Data Input or Serial Data Multiple Output for 2 x I/O mode and 4 x I/O mode
- SO/SIO1/PO7
  - Serial Data Output or Serial Data Multiple Output for 2 x I/O mode and 4 x I/O mode or Parallel Data
- WP#/SIO2
  - Hardware write protection or serial data Multiple Output for 4 x I/O mode
- NC/SIO3
  - NC pin or serial data Multiple Output for 4 x I/O mode
- PO0~PO6
  - For parallel mode data
- PACKAGE
  - 16-pin SOP (300mil)
  - 8-WSON (8x6mm)
  - All devices are RoHS Compliant



#### **GENERAL DESCRIPTION**

MX25L12836E is 134,217,728 bits serial Flash memory, which is configured as 16,777,216 x 8 internally. When it is in two or 4 x I/O mode, the structure becomes 67,108,864 bits x 2 or 33,554,432 bits x 4. The MX25L12836E features a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

MX25L12836E provides high performance read mode, which may latch address and data on both rising and falling edge of clock. By using this high performance read mode, the data throughput may be doubling. Moreover, the performance may reach direct code execution, the RAM size of the system may be reduced and further saving system cost.

MX25L12836E, MXSMIO<sup>™</sup> (Serial Multi I/O) flash memory, provides sequential read operation on the whole chip and multi-I/O features.

When it is in dual I/O mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for data output. When it is in quad I/O mode, the SI pin, SO pin, WP# pin and NC pin become SIO0 pin, SIO1 pin, SIO2 pin and SIO3 pin for data Input/Output. Parallel mode is also provided in this device. It features 8 bit input/output for increasing throughputs. This feature is recommeded to be used for factory production purpose.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, or word basis for Continuously Program mode, and erase command is executes on 4K-byte sector, 32K-byte block, 64K-byte block, or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via the WIP bit.

When the device is not in operation and CS# is high, it is put in standby mode and draws less than 100uA DC current.

The MX25L12836E utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.

**Table 1. Additional Features** 

| Additional Features | Protection a  | and Security | Read Performance        |                       |                       |                                   |  |
|---------------------|---|--------------|-------------------------|-----------------------|-----------------------|-----------------------------------|--|
| Part<br>Name        | Flexible or<br>Individual block (or<br>sector) protection | Secured()(P  | 1 I/O Read (104<br>MHz) | Dual Read (70<br>MHz) | Quad Read<br>(70 MHz) | 8 I/O Parallel<br>Mode<br>(6 MHz) |  |
| MX25L12836E         | V   | V            | V                       | V                     | V                     | V                                 |  |


| Additional Features | Identifier               |                           |                            |                            |                           |  |  |  |  |
|---------------------|--------------------------|---------------------------|----------------------------|----------------------------|---------------------------|--|--|--|--|
| Part<br>Name        | RES<br>(command: AB hex) | REMS<br>(command: 90 hex) | REMS2<br>(command: EF hex) | REMS4<br>(command: DF hex) | RDID<br>(command: 9F hex) |  |  |  |  |
| MX25L12836E         | 17 (hex)                 | C2 17 (hex)               | C2 17 (hex)                | C2 17 (hex)                | C2 20 18 (hex)            |  |  |  |  |






# **PIN CONFIGURATION**

# 16-PIN SOP (300mil)



#### 8-WSON (8x6mm)




#### **PIN DESCRIPTION**

| SYMBOL          | DESCRIPTION  |
|-----------------|--|
| CS#             | Chip Select  |
| SI/SIO0         | Serial Data Input / Serial Data Multiple Output (for 2 x I/O or 4 x I/O mode)  |
| SO/SIO1/<br>PO7 | Serial Data Output (for 1 x I/O) /Serial Data Multiple Output (for 2 x I/O or 4 x I/O mode) / Parallel Data Output/Input |
| SCLK            | Clock Input  |
| WP#/SIO2        | Write protection: connect to GND or Serial Data Multiple Output (for 4 x I/O mode)                                       |
| NC/SIO3         | NC pin (Not connect) or Serial Data Multiple Output (for 4 x I/O mode)   |
| VCC             | + 3.3V Power Supply  |
| GND             | Ground   |
| PO0~PO6         | Parallel data output/input (PO0~PO6 can be connected to NC in Serial Mode)   |
| NC              | No Connection  |





#### **BLOCK DIAGRAM**





#### **DATA PROTECTION**

During power transition, there may be some false system level signals which result in inadvertent erasure or programming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command sequences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC power-up and power-down or from system noise.

- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before issuing other command to change data. The WEL bit will return to reset stage under following situation:
  - Power-up
  - Write Disable (WRDI) command completion
  - Write Status Register (WRSR) command completion
  - Page Program (PP, 4PP) command completion
  - Continuously Program mode (CP) instruction completion
  - Sector Erase (SE) command completion
  - Block Erase (BE, BE32K) command completion
  - Chip Erase (CE) command completion
  - Single Block Lock/Unlock (SBLK/SBULK) instruction completion
  - Gang Block Lock/Unlock (GBLK/GBULK) instruction completion
- Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing all commands except Release from Deep Power Down mode command (RDP) and Read Electronic Signature command (RES).

#### I. Block lock protection

- The Software Protected Mode (SPM) uses (BP3, BP2, BP1, BP0) bits to allow part of memory to be protected as read only. The protected area definition is shown as table of "Protected Area Sizes", the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits. Please refer to "Table 2. Protected Area Sizes".
- The Hardware Protected Mode (HPM) use WP#/SIO2 to protect the (BP3, BP2, BP1, BP0) bits and SRWD bit. If the system goes into 4 x I/O mode, the feature of HPM will be disabled.
- MX25L12836E provides individual block (or sector) write protect & unprotect. User may enter the mode with WPSEL command and conduct individual block (or sector) write protect with SBLK instruction, or SBULK for individual block (or sector) unprotect. Under the mode, user may conduct whole chip (all blocks) protect with GBLK instruction and unlock the whole chip with GBULK instruction.



**Table 2. Protected Area Sizes** 

| Status bit |     |     | Protection Area |                                   |
|------------|-----|-----|-----------------|-----------------------------------|
| BP3        | BP2 | BP1 | BP0             | 128Mb                             |
| 0          | 0   | 0   | 0               | 0 (none)                          |
| 0          | 0   | 0   | 1               | 1 (2 blocks, block 254th-255th)   |
| 0          | 0   | 1   | 0               | 2 (4 blocks, block 252nd-255th)   |
| 0          | 0   | 1   | 1               | 3 (8 blocks, block 248th-255th)   |
| 0          | 1   | 0   | 0               | 4 (16 blocks, block 240th-255th)  |
| 0          | 1   | 0   | 1               | 5 (32 blocks, block 224th-255th)  |
| 0          | 1   | 1   | 0               | 6 (64 blocks, block 192nd-255th)  |
| 0          | 1   | 1   | 1               | 7 (128 blocks, block 128th-255th) |
| 1          | 0   | 0   | 0               | 8 (256 blocks, all)               |
| 1          | 0   | 0   | 1               | 9 (256 blocks, all)               |
| 1          | 0   | 1   | 0               | 10 (256 blocks, all)              |
| 1          | 0   | 1   | 1               | 11 (256 blocks, all)              |
| 1          | 1   | 0   | 0               | 12 (256 blocks, all)              |
| 1          | 1   | 0   | 1               | 13 (256 blocks, all)              |
| 1          | 1   | 1   | 0               | 14 (256 blocks, all)              |
| 1          | 1   | 1   | 1               | 15 (256 blocks, all)              |

Note: The device is ready to accept a Chip Erase instruction if, and only if, all Block Protect (BP3, BP2, BP1, BP0) are 0.

- II. Additional 4K-bit secured OTP for unique identifier: to provide 4K-bit One-Time Program area for setting device unique serial number Which may be set by factory or system maker. Please refer to "Table 3. 4K-bit Secured OTP Definition".
  - Security register bit 0 indicates whether the chip is locked by factory or not.
  - To program the 4K-bit secured OTP by entering 4K-bit secured OTP mode (with ENSO command), and going through normal program procedure, and then exiting 4K-bit secured OTP mode by writing EXSO command.
  - Customer may lock-down the customer lockable secured OTP by writing WRSCUR (write security register) command to set customer lock-down bit1 as "1". Please refer to table of "Security Register Definition" for security register bit definition and table of "4K-bit Secured OTP Definition" for address range definition.
  - **Note:** Once lock-down whatever by factory or customer, it cannot be changed any more. While in 4K-bit Secured OTP mode, array access is not allowed.

Table 3. 4K-bit Secured OTP Definition

| Address range | Size     | Standard Factory Lock          | Customer Lock          |
|---------------|----------|--------------------------------|------------------------|
| xxx000~xxx00F | 128-bit  | ESN (electrical serial number) | Determined by austemer |
| xxx010~xxx1FF | 3968-bit | N/A                            | Determined by customer |




# **Memory Organization**

# **Table 4. Memory Organization**

|                           | Block(64K-byte) | Block(32K-byte) | Sector | Address | Range   |                          |
|---------------------------|-----------------|-----------------|--------|---------|---------|--------------------------|
|                           |                 |                 | 4095   | FFF000h | FFFFFFh |                          |
|                           |                 | 511             | :      |         |         | <b>\</b>                 |
|                           | 255             |                 | 4088   | FF8000h | FF8FFFh | individual 16 sectors    |
|                           | 233             |                 | 4087   | FF7000h | FF7FFFh | lock/unlock unit:4K-byte |
|                           |                 | 510             |        |         |         | <b>^</b>                 |
|                           |                 |                 | 4080   | FF0000h | FF0FFFh |                          |
| į                         |                 |                 | 4079   | FEF000h | FEFFFFh |                          |
| į                         | 254             | 509             | :      |         |         |                          |
| i<br>!<br>!               |                 |                 | 4072   | FE8000h | FE8FFFh |                          |
| ÷                         |                 | 508             | 4071   | FE7000h | FE7FFFh |                          |
| •                         |                 |                 | :      |         |         |                          |
| individual block          |                 |                 | 4064   | FE0000h | FE0FFFh |                          |
| lock/unlock unit:64K-byte |                 |                 | 4063   | FDF000h | FDFFFFh |                          |
|                           |                 | 507             | :      |         |         |                          |
|                           | 253             |                 | 4056   | FD8000h | FD8FFFh |                          |
|                           | 233             |                 | 4055   | FD7000h | FD7FFFh |                          |
|                           |                 | 506             | :      |         |         |                          |
|                           |                 |                 | 4048   | FD0000h | FD0FFFh |                          |

individual block lock/unlock unit:64K-byte





#### **DEVICE OPERATION**

- 1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
- 2. When incorrect command is inputted to this device, it enters standby mode and remains in standby mode until next CS# falling edge. In standby mode, SO pin of the device is High-Z.
- 3. When correct command is inputted to this device, it enters active mode and remains in active mode until next CS# rising edge.
- 4. For standard single data rate serial mode, input data is latched on the rising edge of Serial Clock (SCLK) and data is shifted out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as *Figure 1*.
- 5. For the following instructions: RDID, RDSR, RDSCUR, READ, FAST\_READ, RDSFDP, DREAD, QREAD, RDBLOCK, RES, REMS, REMS2 and REMS4 the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE, BE32K, CE, PP, CP, 4PP, RDP, DP, WPSEL, SBLK, SBULK, GBLK, GBULK, ENSO, EXSO, WRSCUR, ENPLM, EXPLM, and CLSR the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
- 6. While a Write Status Register, Program, or Erase operation is in progress, to access the memory array is neglected and will not affect the current operation of Write Status Register, Program, Erase.




Figure 1. Serial Modes Supported (for Normal Serial mode)

#### Note:

CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.

P/N: PM1514 REV. 1.7, AUG. 01, 2012



# **COMMAND DESCRIPTION**

#### **Table 5. Command Sets**

| COMMAND (byte)   | WREN (write enable)                            | WRDI (write disable)                             | RDID (read identification)                                  | RDSR<br>(read status<br>register)                      | WRSR<br>(write status<br>register)                  | READ<br>(read data)                        | FAST READ<br>(fast read<br>data)           | RDSFDP<br>(Read SFDP) |
|------------------|--|--|---|--|---|--|--|-----------------------|
| Command<br>(hex) | 06   | 04   | 9F  | 05   | 01  | 03   | 0B   | 5A                    |
| Input<br>Cycles  |  |  |   |  | Data(8)   | ADD(24)                                    | ADD(24)                                    | ADD(24)               |
| Dummy<br>Cycles  |  |  |   |  |   |  | 8  | 8                     |
| Action           | sets the<br>(WEL) write<br>enable latch<br>bit | resets the<br>(WEL) write<br>enable latch<br>bit | outputs JEDEC ID: 1-byte Manufacturer ID & 2-byte Device ID | to read out<br>the values<br>of the status<br>register | to write new<br>values to<br>the status<br>register | n bytes read<br>out until CS#<br>goes high | n bytes read<br>out until CS#<br>goes high | Read SFDP<br>mode     |

| COMMAND (byte)   | DREAD<br>(1I 2O read)   | QREAD<br>(1I 4O read)   | 4PP<br>(quad page<br>program)                    | SE<br>(sector<br>erase)            | BE (block<br>erase 64KB)               | BE 32K (block<br>erase 32KB)           | CE<br>(chip erase)     | PP<br>(Page<br>program)            |
|------------------|---|---|--|------------------------------------|--|--|------------------------|------------------------------------|
| Command<br>(hex) | 3B  | 6B  | 38   | 20                                 | D8                                     | 52                                     | 60 or C7               | 02                                 |
| Input<br>Cycles  | ADD(24)   | ADD(24)   | ADD(6)+<br>Data(512)                             | ADD(24)                            | ADD(24)                                | ADD(24)                                |                        | ADD(24)+<br>Data(2048)             |
| Dummy<br>Cycles  | 8   | 8   |  |                                    |  |  |                        |                                    |
| Action           | n bytes read<br>out by Dual<br>output until<br>CS# goes<br>high | n bytes read<br>out by Quad<br>output until<br>CS# goes<br>high | quad input<br>to program<br>the selected<br>page | to erase the<br>selected<br>sector | to erase the<br>selected<br>64KB block | to erase the<br>selected<br>32KB block | to erase<br>whole chip | to program<br>the selected<br>page |

| COMMAND<br>(byte) | CP<br>(Continuously<br>program<br>mode)   | DP (Deep<br>power down)           | RDP<br>(Release<br>from deep<br>power down) | RES (read electronic ID)           | electronic                                      | REMS2 (read<br>ID for 2x I/O<br>mode)           | REMS4 (read<br>ID for 4x I/O<br>mode)             | ENSO (enter<br>secured<br>OTP)                |
|-------------------|---|-----------------------------------|---|------------------------------------|---|---|---|---|
| Command (hex)     | AD  | В9                                | AB  | AB                                 | 90  | EF  | DF  | B1  |
| Input<br>Cycles   | ADD(24)+<br>Data(16)  |                                   |   |                                    | ADD(24)   | ADD(24)   | ADD(24)   |   |
| Dummy<br>Cycles   |   |                                   |   | 24                                 |   |   |   |   |
| Action            | continously<br>program<br>whole<br>chip, the<br>address is<br>automatically<br>increase | enters deep<br>power down<br>mode | release from<br>deep power<br>down mode     | to read out<br>1-byte Device<br>ID | output the<br>Manufacturer<br>ID & Device<br>ID | output the<br>Manufacturer<br>ID & Device<br>ID | output the<br>Manufact-<br>urer ID &<br>device ID | to enter<br>the 4K-bit<br>Secured OTP<br>mode |



| COMMAND<br>(byte) | EXSO (exit secured OTP)                    | RDSCUR<br>(read security<br>register)    | WRSCUR<br>(write security<br>register)   | ENPLM<br>(Enter<br>Parallel<br>Mode)    | EXPLM (EXIT<br>Parallel<br>Mode)                    | CLSR (Clear<br>SR Fail<br>Flags)              | WPSEL (write protection selection)                           | SBLK (single<br>block lock)<br>*Note 2   |
|-------------------|--|--|--|---|---|---|--|--|
| Command (hex)     | C1   | 2B                                       | 2F   | 55                                      | 45  | 30  | 68   | 36   |
| Input<br>Cycles   |  |  |  |   |   |   |  | ADD(24)  |
| Dummy<br>Cycles   |  |  |  |   |   |   |  |  |
| Action            | to exit the 4K-<br>bit Secured<br>OTP mode | to read value<br>of security<br>register | to set the<br>lock-down bit<br>as "1" (once<br>lock-down,<br>cannot be<br>updated) | 8xI/O parallel<br>program-<br>ming mode | to exit 8xl/<br>O parallel<br>program-<br>ming mode | clear security<br>register bit 6<br>and bit 5 | to enter<br>and enable<br>individal<br>block protect<br>mode | individual<br>block (64K-<br>byte) or<br>sector (4K-<br>byte) write<br>protect |

| COMMAND (byte)  | I (single block   |  | GBLK (gang<br>block lock)   | GBULK (gang<br>block unlock) |  |
|-----------------|---|--|-----------------------------|------------------------------|--|
| Command (hex)   | 39  | 3C   | 7E                          | 98                           |  |
| Input<br>Cycles | ADD(24)   | ADD(24)  |                             |                              |  |
| Dummy<br>Cycles |   |  |                             |                              |  |
| Action          | individual<br>block (64K-<br>byte) or<br>sector<br>(4K-byte)<br>unprotect | read<br>individual<br>block or<br>sector write<br>protect status | whole chip<br>write protect | whole<br>chip<br>unprotect   |  |

**Note 1:** It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.

Note 2: In individual block write protection mode, all blocks/sectors are locked as defualt.



#### (1) Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, 4PP, CP, SE, BE, BE32K, CE, WRSR, SBLK, SBULK, GBLK and GBULK, which are intended to change the device content, should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low→ sending WREN instruction code→ CS# goes high. (Please refer to "Figure 8. Write Enable (WREN) Sequence (Command 06)")

#### (2) Write Disable (WRDI)

The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low→ sending WRDI instruction code→ CS# goes high. (Please refer to "Figure 9. Write Disable (WRDI) Sequence (Command 04)")

The WEL bit is reset by following situations:

- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Page Program (PP, 4PP) instruction completion
- Sector Erase (SE) instruction completion
- Block Erase (BE, BE32K) instruction completion
- Chip Erase (CE) instruction completion
- Continuously Program mode (CP) instruction completion
- Single Block Lock/Unlock (SBLK/SBULK) instruction completion
- Gang Block Lock/Unlock (GBLK/GBULK) instruction completion

#### (3) Read Identification (RDID)

The RDID instruction is for reading the Manufacturer ID of 1-byte and followed by Device ID of 2-byte. The MXIC Manufacturer ID is C2(hex), the memory type ID is 20(hex) as the first-byte Device ID, and the individual Device ID of second-byte ID are listed as "Table 6. ID Definitions".

The sequence of issuing RDID instruction is: CS# goes low $\rightarrow$  sending RDID instruction code  $\rightarrow$  24-bits ID data out on SO $\rightarrow$  to end RDID operation can use CS# to high at any time during data out. (Please refer to "Figure 10. Read Identification (RDID) Sequence (Command 9F)")

While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.



#### (4) Read Status Register (RDSR)

The RDSR instruction is for reading Status Register. The Read Status Register can be read at any time (even in program/erase/write status register condition) and continuously. It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low→ sending RDSR instruction code→ Status Register data out on SO (Please refer to "Figure 11. Read Status Register (RDSR) Sequence (Command 05)").

The definition of the status register bits is as below:

**WIP bit.** The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

**WEL bit.** The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable latch. When WEL bit sets to "1", which means the internal write enable latch is set, the device can accept program/ erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the device will not accept program/erase/write status register instruction. The program/erase command will be ignored and will reset WEL bit if it is applied to a protected memory area.

**BP3, BP2, BP1, BP0 bits.** The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area (as defined in Table 2) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase (BE) and Chip Erase (CE) instructions (only if all Block Protect bits set to 0, the CE instruction can be executed).

**QE bit.** The Quad Enable (QE) bit, non-volatile bit, while it is "0" (factory default), it performs non-Quad and WP# is enable. While QE is "1", it performs Quad I/O mode and WP# is disabled. In the other word, if the system goes into 4 x I/O mode (QE=1), the feature of HPM will be disabled.

**SRWD bit.** The Status Register Write Disable (SRWD) bit, non-volatile bit, default value is "0". SRWD bit is operated together with Write Protection (WP#/SIO2) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and WP#/SIO2 pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP3, BP2, BP1, BP0) are read only.

#### **Status Register**

| bit7                                  | bit6                                      | bit5                                    | bit4                                    | bit3                                    | bit2                                    | bit1                                       | bit0  |
|---------------------------------------|---|---|---|---|---|--|---|
| SRWD (status register write protect)  | QE<br>(Quad<br>Enable)                    | BP3<br>(level of<br>protected<br>block) | BP2<br>(level of<br>protected<br>block) | BP1<br>(level of<br>protected<br>block) | BP0<br>(level of<br>protected<br>block) | WEL<br>(write enable<br>latch)             | WIP<br>(write in<br>progress bit)                   |
| 1=status<br>register write<br>disable | 1= Quad<br>Enable<br>0=not Quad<br>Enable | (note 1)                                | (note 1)                                | (note 1)                                | (note 1)                                | 1=write<br>enable<br>0=not write<br>enable | 1=write<br>operation<br>0=not in write<br>operation |
| Non-volatile bit                      | Non-volatile bit                          | Non-volatile bit                        | Non-volatile bit                        | Non-volatile bit                        | Non-volatile bit                        | volatile bit                               | volatile bit  |

Note 1: see the "Table 2. Protected Area Sizes".



#### (5) Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in Table 2). The WRSR also can set or reset the Quad enable (QE) bit and set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#/SIO2) pin signal, but has no effect on bit1(WEL) and bit0 (WIP) of the status register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: CS# goes low→ sending WRSR instruction code→ Status Register data on SI→ CS# goes high. (Please refer to "Figure 12. Write Status Register (WRSR) Sequence (Command 01)")

The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

#### **Protection Modes**

| Mode                           | Status register condition   | WP# and SRWD bit status  | Memory   |  |
|--------------------------------|---|--|--|--|
| Software protection mode (SPM) | Status register can be written in (WEL bit is set to "1") and the SRWD, BP0-BP3 bits can be changed | WP#=1 and SRWD bit=0, or<br>WP#=0 and SRWD bit=0, or<br>WP#=1 and SRWD=1 | The protected area cannot be program or erase. |  |
| Hardware protection mode (HPM) | The SRWD, BP0-BP3 of status register bits cannot be changed   | WP#=0, SRWD bit=1  | The protected area cannot be program or erase. |  |

**Note:** As defined by the values in the Block Protect (BP3, BP2, BP1, BP0) bits of the Status Register, as shown in "Table 2. Protected Area Sizes".

As the above table showing, the summary of the Software Protected Mode (SPM) and Hardware Protected Mode (HPM).

#### Software Protected Mode (SPM):

- When SRWD bit=0, no matter WP#/SIO2 is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM).
- When SRWD bit=1 and WP#/SIO2 is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM)

#### Hardware Protected Mode (HPM):

- When SRWD bit=1, and then WP#/SIO2 is low (or WP#/SIO2 is low before SRWD bit=1), it enters the hardware protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2, BP1, BP0 and hardware protected mode by the WP#/SIO2 to against data modification.

#### Note

To exit the hardware protected mode requires WP#/SIO2 driving high once the hardware protected mode is entered. If the WP#/SIO2 pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP3, BP2, BP1, BP0.

If the system goes into 4 x I/O mode, the feature of HPM will be disabled.





#### (6) Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low  $\rightarrow$  sending READ instruction code $\rightarrow$ 3-byte address on SI  $\rightarrow$  data out on SO  $\rightarrow$  to end READ operation can use CS# to high at any time during data out. (Please refer to "Figure 13. Read Data Bytes (READ) Sequence (Command 03)")

#### (7) Read Data Bytes at Higher Speed (FAST\_READ)

The FAST\_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST\_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST\_READ instruction is: CS# goes low $\rightarrow$ sending FAST\_READ instruction code  $\rightarrow$  3-byte address on SI $\rightarrow$  1-dummy byte (default) address on SI $\rightarrow$  data out on SO $\rightarrow$  to end FAST\_READ operation can use CS# to high at any time during data out. (Please refer to "Figure 14. Read at Higher Speed (FAST\_READ) Sequence (Command 0B)")

While Program/Erase/Write Status Register cycle is in progress, FAST\_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

#### (8) Dual Read Mode (DREAD)

The DREAD instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the following data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing DREAD instruction is: CS# goes low  $\rightarrow$  sending DREAD instruction  $\rightarrow$  3-byte address on SI  $\rightarrow$  8-bit dummy cycle  $\rightarrow$  data out interleave on SIO1 & SIO0  $\rightarrow$  to end DREAD operation can use CS# to high at any time during data out (Please refer to "Figure 15. Dual Read Mode Sequence (Command 3B)").

While Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

#### (9) Quad Read Mode (QREAD)

The QREAD instruction enable quad throughput of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single QREAD instruction.



The address counter rolls over to 0 when the highest address has been reached. Once writing QREAD instruction, the following data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing QREAD instruction is: CS# goes low $\rightarrow$  sending QREAD instruction  $\rightarrow$  3-byte address on SI  $\rightarrow$  8-bit dummy cycle  $\rightarrow$  data out interleave on SIO3, SIO2, SIO1 & SIO0 $\rightarrow$  to end QREAD operation can use CS# to high at any time during data out (Please refer to "Figure 16. Quad Read Mode Sequence (Command 6B)").

While Program/Erase/Write Status Register cycle is in progress, QREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

#### (10) Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector ("Table 4. Memory Organization") is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of the address been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing SE instruction is: CS# goes low  $\rightarrow$  sending SE instruction code $\rightarrow$  3-byte address on SI  $\rightarrow$ CS# goes high. (Please refer to "Figure 17. Sector Erase (SE) Sequence (Command 20)")

The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Sector Erase cycle is in progress. The WIP sets during the tSE timing, and clears when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the sector is protected by BP3~0 (WPSEL=0) or by individual lock (WPSEL=1), the array data will be protected (no change) and the WEL bit still be reset.

#### (11) Block Erase (BE)

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block ("Table 4. Memory Organization") is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE instruction is: CS# goes low  $\rightarrow$  sending BE instruction code  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high. (Please refer to "Figure 18. Block Erase (BE/EB32K) Sequence (Command D8/52)")

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Block Erase cycle is in progress. The WIP sets during the tBE timing, and clears when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the block is protected by BP3~0 (WPSEL=0) or by individual lock (WPSEL=1), the array data will be protected (no change) and the WEL bit still be reset.

#### (12) Block Erase (BE32K)

The Block Erase (BE32) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 32K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE32). Any address of the block ("Table 4. Memory Organization") is a



valid address for Block Erase (BE32) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE32 instruction is: CS# goes low  $\rightarrow$  sending BE32 instruction code  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high. (Please refer to "Figure 18. Block Erase (BE/EB32K) Sequence (Command D8/52)")

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Sector Erase cycle is in progress. The WIP sets during the tBE timing, and clears when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the block is protected by BP3~0 (WPSEL=0) or by individual lock (WPSEL=1), the array data will be protected (no change) and the WEL bit still be reset.

#### (13) Chip Erase (CE)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low  $\rightarrow$  sending CE instruction code  $\rightarrow$  CS# goes high. (Please refer to "Figure 19. Chip Erase (CE) Sequence (Command 60 or C7)")

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Chip Erase cycle is in progress. The WIP sets during the tCE timing, and clears when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the chip is protected the Chip Erase (CE) instruction will not be executed, but WEL will be reset.

#### (14) Page Program (PP)

The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device programs only the last 256 data bytes sent to the device. If the entire 256 data bytes are going to be programmed, A7-A0 (the eight least significant address bits) should be set to 0. If the eight least significant address bits (A7-A0) are not all 0, all transmitted data going beyond the end of the current page are programmed from the start address of the same page (from the address A7-A0 are all 0). If more than 256 bytes are sent to the device, the data of the last 256-byte is programmed at the requested page and previous data will be disregarded. If less than 256 bytes are sent to the device, the data is programmed at the requested address of the page without effect on other address of the same page.

The sequence of issuing PP instruction is: CS# goes low $\rightarrow$  sending PP instruction code $\rightarrow$  3-byte address on SI $\rightarrow$  at least 1-byte on data on SI $\rightarrow$  CS# goes high. (Please refer to "Figure 20. Page Program (PP) Sequence (Command 02)")

The CS# must be kept to low during the whole Page Program cycle; The CS# must go high exactly at the byte boundary ( the latest eighth bit of data being latched in), otherwise, the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Page Program cycle is in progress. The WIP sets during the tPP timing, and clears when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the page is protected by BP3~0 (WPSEL=0) or by individual lock (WPSEL=1), the array data will be protected (no change) and the WEL bit will still be reset.





#### (15) 4 x I/O Page Program (4PP)

The Quad Page Program (4PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be set to "1" before sending the Quad Page Program (4PP). The Quad Page Programming takes four pins: SIO0, SIO1, SIO2, and SIO3, which can raise programer performance and and the effectiveness of application of lower clock less than 20MHz. For system with faster clock, the Quad page program cannot provide more performance, because the required internal page program time is far more than the time data flows in. Therefore, we suggest that while executing this command (especially during sending data), user can slow the clock speed down to 20MHz below. The other function descriptions are as same as standard page program.


The sequence of issuing 4PP instruction is: CS# goes low $\rightarrow$  sending 4PP instruction code $\rightarrow$  3-byte address on SO[3:0] $\rightarrow$  at least 1-byte on data on SO[3:0] $\rightarrow$  CS# goes high. (Please refer to "Figure 21. 4 x I/O Page Program (4PP) Sequence (Command 38)")

If the page is protected by BP3~0 (WPSEL=0) or by individual lock (WPSEL=1), the array data will be protected (no change) and the WEL bit will still be reset.




The Program/Erase function instruction function flow is as follows:

# Program/Erase Flow(1) with read array data





# Program/Erase Flow(2) without read array data







#### (16) Continuously program mode (CP mode)

The CP mode may enhance program performance by automatically increasing address to the next higher address after each byte data has been programmed.

The Continuously program (CP) instruction is for multiple byte program to Flash. A write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Continuously program (CP) instruction. CS# requires to go high before CP instruction is executing. After CP instruction and address input, two bytes of data is input sequentially from MSB(bit7) to LSB(bit0). The first byte data will be programmed to the initial address range with A0=0 and second byte data with A0=1. If only one byte data is input, the CP mode will not process. If more than two bytes data are input, the additional data will be ignored and only two byte data are valid. Any byte to be programmed should be in the erase state (FF) first. It will not roll over during the CP mode, once the last unprotected address has been reached, the chip will exit CP mode and reset write Enable Latch bit (WEL) as "0" and CP mode bit as "0". Please check the WIP bit status if it is not in write progress before entering next valid instruction. During CP mode, the valid commands are CP command (AD hex), WRDI command (04 hex), RDSR command (05 hex), and RDSCUR command (2B hex). And the WRDI command is valid after completion of a CP programming cycle, which means the WIP bit=0.

The sequence of issuing CP instruction is : CS# goes low  $\rightarrow$  sending CP instruction code  $\rightarrow$  3-byte address on SI pin  $\rightarrow$  two data bytes on SI  $\rightarrow$  CS# goes high to low  $\rightarrow$  sending CP instruction and then continue two data bytes are programmed  $\rightarrow$  CS# goes high to low  $\rightarrow$  sending WRDI (Write Disable) instruction to end CP mode  $\rightarrow$  send RDSR instruction to verify if CP mode word program ends, or send RDSCUR to check bit4 to verify if CP mode ends. (Please refer to "Figure 22. Continuously Program (CP) Mode Sequence with Software Detection (Command AD)")

Three methods to detect the completion of a program cycle during CP mode:

- 1) Software method-I: by checking WIP bit of Status Register to detect the completion of CP mode.
- 2) Software method-II: by waiting for a tBP time out to determine if it may load next valid command or not.

If the page is protected by BP3~0 (WPSEL=0) or by individual lock (WPSEL=1), the array data will be protected (no change) and the WEL bit will still be reset.

#### (17) Parallel Mode (Highly recommended for production throughputs increasing)

The parallel mode provides 8 bit inputs/outputs for increasing throughputs of factory production purpose. The parallel mode requires 55h command code, after writing the parallel mode command and then CS# going high, after that, the Memory can be available to accept RDID/RES & REMS/READ/PP command as the normal writing command procedure. To exit parallel mode, it requires 45h command code, or power-off/on sequence. The sequence of issuing Paralle Mode instruction is : CS# goes low→sending Parallel Mode Code→CS# goes high (Please refer to "Figure 23-1. Enter Parallel Mode (ENPLM) Sequence (Command 55)", Other parallel mode please refer to "Figure 23-2. Exit Parallel Mode (EXPLM) Sequence (Command 45)"~"Figure 23-7. Parallel Mode Page Program (Parallel PP) Sequence (Command 02)").

- a. For normal write command (by SI), No effect
- b. Under parallel mode, the fastest access clock freq. will be changed to 6MHz (SCLK pin clock freq.)
- c. For parallel mode, the tV will be changed to 70ns.