# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# MX25L6465E/MX25L12865E HIGH PERFORMANCE SERIAL FLASH SPECIFICATION



# Contents

FEATURES	5
GENERAL DESCRIPTION	7
Table 1. Additional Features	7
PIN CONFIGURATION	
PIN DESCRIPTION	8
BLOCK DIAGRAM	9
DATA PROTECTION	10
Table 2. Protected Area Sizes	11
Table 3. 4K-bit Secured OTP Definition	
Memory Organization	
Table 4-1. Memory Organization for MX25L6465E	
Table 4-2. Memory Organization for MX25L12865E	
DEVICE OPERATION	14
Figure 1-1. Serial Modes Supported (for Normal Serial mode)	14
Figure 1-2. Serial Modes Supported (for Double Transfer Rate serial read mode)	14
HOLD FEATURE	15
Figure 2. Hold Condition Operation	15
COMMAND DESCRIPTION	16
Table 5. Command Sets	16
(1) Write Enable (WREN)	
(2) Write Disable (WRDI)	
(3) Read Identification (RDID)	
(4) Read Status Register (RDSR)	
(5) Write Status Register (WRSR)	
Protection Modes	
(6) Read Data Bytes (READ)	
(7) Read Data Bytes at Higher Speed (FAST_READ)	
(8) Fast Double Transfer Rate Read (FASTDTRD)	
(9) 2 x I/O Read Mode (2READ)	
(10) 2 x I/O Double Transfer Rate Read Mode (2DTRD) (11) 4 x I/O Read Mode (4READ)	
(12) 4 x I/O Double Transfer Rate Read Mode (4DTRD)	
(12) 4 x 1/0 Double mansiel Nate Read Mode (4D MD)	
(14) Block Erase (BE)	
(14) Block Erase (BE32K)	
(16) Chip Erase (CE)	
(17) Page Program (PP)	
(18) 4 x I/O Page Program (4PP)	
Program/Erase Flow(1) with read array data	
Program/Erase Flow(2) without read array data	
(19) Continuously program mode (CP mode)	
(20) Parallel Mode (Highly recommended for production throughputs increasing)	28
(21) Deep Power-down (DP)	
(22) Release from Deep Power-down (RDP), Read Electronic Signature (RES)	
(23) Read Electronic Manufacturer ID & Device ID (REMS), (REMS2), (REMS4), (REMS4D)	
Table 6. ID Definitions	



	(24) Enter Secured OTP (ENSO)	30
	(25) Exit Secured OTP (EXSO)	30
	(26) Read Security Register (RDSCUR)	30
	Security Register Definition	31
	(27) Write Security Register (WRSCUR)	31
	(28) Write Protection Selection (WPSEL).	32
	BP and SRWD if WPSEL=0	32
	The individual block lock mode is effective after setting WPSEL=1	33
	WPSEL Flow	34
	(29) Single Block Lock/Unlock Protection (SBLK/SBULK)	35
	Block Lock Flow	35
	Block Unlock Flow	36
	(30) Read Block Lock Status (RDBLOCK)	37
	(31) Gang Block Lock/Unlock (GBLK/GBULK)	37
	(32) Clear SR Fail Flags (CLSR)	37
	(33) Enable SO to Output RY/BY# (ESRY)	37
	(34) Disable SO to Output RY/BY# (DSRY)	37
	(35) Read SFDP Mode (RDSFDP)	38
	Read Serial Flash Discoverable Parameter (RDSFDP) Sequence	38
	Table a-1. Signature and Parameter Identification Data Values for MX25L6465E	39
	Table b-1. Parameter Table (0): JEDEC Flash Parameter Tables for MX25L6465E	40
	Table c-1. Parameter Table (1): Macronix Flash Parameter Tables for MX25L6465E	42
	Table a-2. Signature and Parameter Identification Data Values for MX25L12865E	43
	Table b-2. Parameter Table (0): JEDEC Flash Parameter Tables for MX25L12865E	44
	Table c-2. Parameter Table (1): Macronix Flash Parameter Tables for MX25L12865E	46
POW	ER-ON STATE	48
ELEC	TRICAL SPECIFICATIONS	49
	ABSOLUTE MAXIMUM RATINGS	49
	Figure 3. Maximum Negative Overshoot Waveform	49
	CAPACITANCE TA = 25°C, f = 1.0 MHz.	
	Figure 4. Maximum Positive Overshoot Waveform	
	Figure 5. OUTPUT LOADING	50
	Table 7-1. MX25L6465E DC CHARACTERISTICS (Temperature = -40°C to 85°C for Industrial grade, VCC	=
	2.7V ~ 3.6V)	51
	Table 7-2. MX25L12865E DC CHARACTERISTICS (Temperature = -40°C to 85°C for Industrial grade, VCC	) =
	2.7V ~ 3.6V)	
	Table 8-1. MX25L6465E AC CHARACTERISTICS (Temperature = -40°C to 85°C for Industrial grade, VCC	=
	2.7V ~ 3.6V)	53
	Table 8-2. MX25L12865E AC CHARACTERISTICS (Temperature = -40°C to 85°C for Industrial grade, VC	С
	= 2.7V ~ 3.6V)	55
Timin	g Analysis	57
	Figure 6. Serial Input Timing	57
	Figure 7. Output Timing	57
	Figure 8. Serial Input Timing for Double Transfer Rate Mode	
	Figure 9. Serial Output Timing for Double Transfer Rate Mode	
	Figure 10. Hold Timing	
	Figure 11. WP# Disable Setup Timing and Hold Timing during WRSR when SRWD=1	
	Figure 12. Write Enable (WREN) Sequence (Command 06)	
	Figure 13. Write Disable (WRDI) Sequence (Command 04)	
	Figure 14. Read Identification (RDID) Sequence (Command 9F)	60



Figure 15. Read Status Register (RDSR) Sequence (Command 05)	61
Figure 16. Write Status Register (WRSR) Sequence (Command 01)	
Figure 17. Read Data Bytes (READ) Sequence (Command 03)	
Figure 18. Read at Higher Speed (FAST_READ) Sequence (Command 0B)	
Figure 19. Fast DT Read (FASTDTRD) Sequence (Command 0D)	
Figure 20. 2 x I/O Read Mode Sequence (Command BB)	
Figure 21. Fast Dual I/O DT Read (2DTRD) Sequence (Command BD)	
Figure 22. 4 x I/O Read Mode Sequence (Command EB)	
Figure 23. 4 x I/O Read Enhance Performance Mode Sequence (Command EB)	
Figure 24. Fast Quad I/O DT Read (4DTRD) Sequence (Command ED)	
Figure 25. Fast Quad I/O DT Read (4DTRD) Enhance Performance Sequence (Command ED)	
Figure 26. Sector Erase (SE) Sequence (Command 20)	
Figure 27. Block Erase (BE/EB32K) Sequence (Command D8/52)	
Figure 28. Chip Erase (CE) Sequence (Command 60 or C7)	
Figure 29. Page Program (PP) Sequence (Command 02)	
Figure 30. 4 x I/O Page Program (4PP) Sequence (Command 38)	
Figure 31. Continously Program (CP) Mode Sequence with Hardware Detection (Command AD)	
Figure 32-1. Enter Parallel Mode (ENPLM) Sequence (Command 55)	
Figure 32-2. Exit Parallel Mode (EXPLM) Sequence (Command 45)	
Figure 32-3. Parallel Mode Read Identification (Parallel RDID) Sequence (Command 9F)	
Figure 32-4. Parallel Mode Read Electronic Manufacturer & Device ID (Parallel REMS) Sequence (Co	
90) Figure 32-5. Parallel Mode Release from Deep Power-down (RDP) and Read Electronic Signature (R Sequence Figure 32-6. Parallel Mode Read Array (Parallel READ) Sequence (Command 03)	ES) 70
Figure 32-0. Parallel Mode Page Program (Parallel PP) Sequence (Command 02)	
Figure 33. Deep Power-down (DP) Sequence (Command B9)	
Figure 34. Read Electronic Signature (RES) Sequence (Command AB)	
Figure 35. Release from Deep Power-down (RDP) Sequence (Command AB)	
Figure 36. Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90 or EF or DF	
righte 30. Read Electionic Manufacturer & Device ID (REM3) Sequence (Command 30 of El of Di	,
Figure 37. Write Protection Selection (WPSEL) Sequence (Command 68)	73
Figure 38. Single Block Lock/Unlock Protection (SBLK/SBULK) Sequence (Command 36/39)	
Figure 39. Read Block Protection Lock Status (RDBLOCK) Sequence (Command 3C)	74
Figure 40. Gang Block Lock/Unlock (GBLK/GBULK) Sequence (Command 7E/98)	74
Figure 41. Power-up Timing	
Table 9. Power-Up Timing	
INITIAL DELIVERY STATE	
OPERATING CONDITIONS	-
Figure 42. AC Timing at Device Power-Up	
Figure 43. Power-Down Sequence	77
ERASE AND PROGRAMMING PERFORMANCE	78
DATA RETENTION	
LATCH-UP CHARACTERISTICS	78
ORDERING INFORMATION	79
PART NAME DESCRIPTION	
PACKAGE INFORMATION	
REVISION HISTORY	



# 64/128M-BIT [x 1/x 2/x 4] CMOS MXSMIO<sup>™</sup> (SERIAL MULTI I/O) FLASH MEMORY

# FEATURES

# GENERAL

- Serial Peripheral Interface compatible -- Mode 0 and Mode 3
- 64Mb: 67,108,864 x 1 bit structure or 33,554,432 x 2 bits (two I/O mode) structure or 16,777,216 x 4 bits (four I/O mode) structure

128Mb: 134,217,728 x 1 bit structure or 67,108,864 x 2 bits (two I/O mode) structure or 33,554,432 x 4 bits (four I/O mode) structure

- 4096 Equal Sectors with 4K bytes each
- Any Sector can be erased individually
- 512 Equal Blocks with 32K bytes each
- Any Block can be erased individually
- 256 Equal Blocks with 64K bytes each
   Any Block can be erased individually
- Power Supply Operation
  - 2.7 to 3.6 volt for read, erase, and program operations
- · Latch-up protected to 100mA from -1V to Vcc +1V

# PERFORMANCE

- High Performance
  - VCC = 2.7~3.6V
  - Normal read
    - 50MHz
  - Fast read (Normal Serial Mode)
    - 1 I/O: 104MHz with 8 dummy cycles
    - 2 I/O: 70MHz with 4 dummy cycles
    - 4 I/O: 70MHz with 6 dummy cycles
  - Fast read (Double Transfer Rate Mode)
    - 1 I/O: 50MHz with 6 dummy cycles
    - 2 I/O: 50MHz with 6 dummy cycles
    - 4 I/O: 50MHz with 8 dummy cycles
  - Fast program time: 1.4ms(typ.) and 5ms(max.)/page (256-byte per page)
  - Byte program time: 9us (typical)
  - Continuously Program mode (automatically increase address under word program mode)
  - Fast erase time: 60ms (typ.)/sector (4K-byte per sector) ; 0.7s(typ.) /block (64K-byte per block); 50s(typ.) /chip for 64Mb, 80s(typ.) /chip for 128Mb
- Low Power Consumption
  - Low active read current: 19mA(max.) at 104MHz, 15mA(max.) at 66MHz and 10mA(max.) at 33MHz
  - Low active programming current: 25mA (max.)
  - Low active erase current: 25mA (max.)
  - Low standby current: 50uA (max.)/64Mb, 100uA (max.)/128Mb
  - Deep power down current: 128Mb is 40uA (max.), 64Mb is 20uA (max.)
- Typical 100,000 erase/program cycles



# SOFTWARE FEATURES

- Input Data Format
  - 1-byte Command code
- Advanced Security Features
  - BP0-BP3 block group protect
  - Flexible individual block protect when OTP WPSEL=1
  - Additional 4K bits secured OTP for unique identifier
- Auto Erase and Auto Program Algorithms
  - Automatically erases and verifies data at selected sector
  - Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse width (Any page to be programed should have page in the erased state first.)
- Status Register Feature
- Electronic Identification
  - JEDEC 1-byte Manufacturer ID and 2-byte Device ID
  - RES command for 1-byte Device ID
  - Both REMS, REMS2, REMS4 and REMS4D commands for 1-byte Manufacturer ID and 1-byte Device ID
- Support Serial Flash Discoverable Parameters (SFDP) mode

# HARDWARE FEATURES

- SCLK Input
  - Serial clock input
- SI/SIO0
  - Serial Data Input or Serial Data Input/Output for 2 x I/O mode and 4 x I/O mode
- SO/SIO1/PO7
  - Serial Data Output or Serial Data Input/Output for 2 x I/O mode and 4 x I/O mode or Parallel Data
- WP#/SIO2
  - Hardware write protection or serial data Input/Output for 4 x I/O mode
- HOLD#/SIO3
  - Pause the chip without diselecting the chip or serial data Input/Output for 4 x I/O mode
- PO0~PO6
  - For parallel mode data (only 128Mb provide parallel mode)
- PACKAGE
  - 16-pin SOP (300mil)
  - 8-WSON (8 x 6mm)
  - 8-pin SOP (200mil) only for MX25L6465E
  - All devices are RoHS Compliant



# GENERAL DESCRIPTION

MX25L6465E is 67,108,864 bits serial Flash memory, which is configured as 8,388,608 x 8 internally. When it is in two or four I/O mode, the structure becomes 33,554,432 bits x 2 or 16,777,216 bits x 4. MX25L12865E is 134,217,728 bits serial Flash memory, which is configured as 16,777,216 x 8 internally. When it is in two or four I/O mode, the structure becomes 67,108,864 bits x 2 or 33,554,432 bits x 4. The MX25L6465E/12865E features a serial peripheral interface and software protocol allowing operation on a simple 4-wire bus. The four bus signals are a clock input (SCLK), a serial data input (SI), a serial data output (SO), and a chip select (CS#). Serial access to the device is enabled by CS# input.

MX25L6465E/12865E provides high performance read mode, which may latch address and data on both rising and falling edge of clock. By using this high performance read mode, the data throughput may be doubling. Moreover, the performance may reach direct code execution, the RAM size of the system may be reduced and further saving system cost.

MX25L6465E/12865E, MXSMIO<sup>™</sup> (Serial Multi I/O) flash memory, provides sequential read operation on whole chip and multi-I/O features.

When it is in dual I/O mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in quad I/O mode, the SI pin, SO pin, WP# pin and HOLD# pin become SIO0 pin, SIO1 pin, SIO2 pin and SIO3 pin for address/dummy bits input and data Input/Output. Parallel mode is also provided in this device. It features 8 bit input/output for increasing throughputs. This feature is recommeded to be used for factory production purpose.

After program/erase command is issued, auto program/ erase algorithms which program/ erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, or word basis for Continuously Program mode, and erase command is executes on sector (4K-byte), block (32K-byte/64K-byte), or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

When the device is not in operation and CS# is high, it is put in standby mode and draws less than 100uA DC current.

The MX25L6465E/12865E utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.

### Protection and Security Read Performance Additional Features Flexible or 8 I/O 2 I/O DT 1 I/O DT 4 I/O DT 1 I/O Read 2 I/O Read 4 I/O Read Individual block 4K-bit Parallel Part Read Read Read secured OTP (104 MHz) (70 MHz) (70 MHz) (or sector) Mode Name (50 MHz) (50 MHz) (50 MHz) protection (6 MHz) MX25L6465E V V V V V V V V V MX25L12865E (Note 1)

Table 1. Additional F	Features
-----------------------	----------

	Additional Features	Identitier							
	$\setminus$	RES	REMS	REMS2	REMS4	REMS4D	RDID		
Part		(command: AB	(command: 90	(command: EF	(command: DF	(command: CF	(command: 9F		
Name		hex)	hex)	hex)	hex)	hex)	hex)		
MX25	5L6465E	16 (hex)	C2 16 (hex)	C2 16 (hex)	C2 16 (hex)	C2 16 (hex)	C2 20 17 (hex)		
MX25	L12865E	17 (hex)	C2 17 (hex)	C2 17 (hex)	C2 17 (hex)	C2 17 (hex)	C2 20 18 (hex)		

Note 1: Only MX25L12865E provide parallel mode.



# **PIN CONFIGURATION**

## 16-PIN SOP (300mil) for MX25L6465E

CS# 🗖 1

SO/SIO1 2

WP#/SIO2 3

GND 🗆 4

HOLD#/SIO3 C	1 2	$\overline{}$	16 15	
NC 🗆	3		14	□ NC
NC	4 5		13 12	
NC 🗆	6		11	
CS# 🗆	7		10	GND
SO/SIO1 🗆	8		9	WP#/SIO2


8 🗆 VCC

6 🗅 SCLK


5 | SI/SIO0

7 HOLD#/SIO3

## 16-PIN SOP (300mil) for MX25L12865E



# 8-WSON (8x6mm)




# **PIN DESCRIPTION**

8-PIN SOP (200mil)

SYMBOL	DESCRIPTION
CS#	Chip Select
SI/SIO0	Serial Data Input (for 1xI/O)/ Serial Data Input & Output (for 2xI/O or 4xI/O mode)
SO/SIO1/ PO7	Serial Data Output (for 1xI/O)/Serial Data Input & Output (for 2xI/O or 4xI/O mode) / Parallel Data Output/Input
SCLK	Clock Input
WP#/SIO2	Write protection: connect to GND or Serial Data Input & Output (for 4xI/O mode)
HOLD#/ SIO3	Hold, to pause the device without deselecting the device or Serial Data Input & Output (for 4xI/O mode)
VCC	+ 3.3V Power Supply
GND	Ground
PO0~PO6	Parallel data output/input (PO0~PO6 can be connected to NC in Serial Mode), NC on MX25L6465E
NC	No Connection



# BLOCK DIAGRAM





# DATA PROTECTION

MX25L6465E/12865E is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transition. During power up the device automatically resets the state machine in the standby mode. In addition, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific command sequences. The device also incorporates several features to prevent inadvertent write cycles resulting from VCC power-up and power-down transition or system noise.

- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other command to change data. The WEL bit will return to reset stage under following situation:
  - Power-up
  - Write Disable (WRDI) command completion
  - Write Status Register (WRSR) command completion
  - Page Program (PP, 4PP) command completion
  - Continuously Program mode (CP) instruction completion
  - Sector Erase (SE) command completion
  - Block Erase (BE, BE32K) command completion
  - Chip Erase (CE) command completion
  - Single Block Lock/Unlock (SBLK/SBULK) instruction completion
  - Gang Block Lock/Unlock (GBLK/GBULK) instruction completion
- Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing all commands except Release from Deep Power Down mode command (RDP) and Read Electronic Signature command (RES).

### I. Block lock protection

- The Software Protected Mode (SPM) uses (BP3, BP2, BP1, BP0) bits to allow part of memory to be protected as read only. The protected area definition is shown as table of "Protected Area Sizes", the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits. Please refer to table of "Protected Area Sizes".

- The Hardware Protected Mode (HPM) use WP#/SIO2 to protect the (BP3, BP2, BP1, BP0) bits and SRWD bit. If the system goes into four I/O mode, the feature of HPM will be disabled.

- MX25L6465E/12865E provide individual block (or sector) write protect & unprotect. User may enter the mode with WPSEL command and conduct individual block (or sector) write protect with SBLK instruction, or SBULK for individual block (or sector) unprotect. Under the mode, user may conduct whole chip (all blocks) protect with GBLK instruction and unlock the whole chip with GBULK instruction.



## Table 2. Protected Area Sizes

	Statu	ıs bit		Protection Area	
BP3	BP2	BP1	BP0	64Mb	128Mb
0	0	0	0	0 (none)	0 (none)
0	0	0	1	1 (2 blocks, block 126th-127th)	1 (2 blocks, block 254th-255th)
0	0	1	0	2 (4 blocks, block 124th-127th)	2 (4 blocks, block 252nd-255th)
0	0	1	1	3 (8 blocks, block 120th-127th)	3 (8 blocks, block 248th-255th)
0	1	0	0	4 (16 blocks, block 112nd-127th)	4 (16 blocks, block 240th-255th)
0	1	0	1	5 (32 blocks, block 96th-127th)	5 (32 blocks, block 224th-255th)
0	1	1	0	6 (64 blocks, block 64th-127th)	6 (64 blocks, block 192nd-255th)
0	1	1	1	7 (128 blocks, all)	7 (128 blocks, block 128th-255th)
1	0	0	0	8 (128 blocks, all)	8 (256 blocks, all)
1	0	0	1	9 (128 blocks, all)	9 (256 blocks, all)
1	0	1	0	10 (128 blocks, all)	10 (256 blocks, all)
1	0	1	1	11 (128 blocks, all)	11 (256 blocks, all)
1	1	0	0	12 (128 blocks, all)	12 (256 blocks, all)
1	1	0	1	13 (128 blocks, all)	13 (256 blocks, all)
1	1	1	0	14 (128 blocks, all)	14 (256 blocks, all)
1	1	1	1	15 (128 blocks, all)	15 (256 blocks, all)

Note: The device is ready to accept a Chip Erase instruction if, and only if, all Block Protect (BP3, BP2, BP1, BP0) are 0.

- **II.** Additional 4K-bit secured OTP for unique identifier: to provide 4K-bit One-Time Program area for setting device unique serial number Which may be set by factory or system maker. Please refer to Table 3. 4K-bit Secured OTP Definition.
  - Security register bit 0 indicates whether the chip is locked by factory or not.

- To program the 4K-bit secured OTP by entering 4K-bit secured OTP mode (with ENSO command), and going through normal program procedure, and then exiting 4K-bit secured OTP mode by writing EXSO command.

- Customer may lock-down the customer lockable secured OTP by writing WRSCUR(write security register) command to set customer lock-down bit1 as "1". Please refer to table of "Security Register Definition" for security register bit definition and table of "4K-bit Secured OTP Definition" for address range definition.

- Note: Once lock-down whatever by factory or customer, it cannot be changed any more. While in 4K-bit Secured OTP mode, array access is not allowed.

Address range	Size	Standard Factory Lock	Customer Lock	
xxx000~xxx00F	128-bit	ESN (electrical serial number)	Determined by systemer	
xxx010~xxx1FF	3968-bit	N/A	Determined by customer	

# Table 3. 4K-bit Secured OTP Definition



# MX25L6465E MX25L12865E

# **Memory Organization**

# Table 4-1. Memory Organization for MX25L6465E

	Block(64K-byte)	Block(32K-byte)	Sector (4K-byte)	Address	Range	[
			2047	7FF000h	7FFFFFh	
		255	:			<b>\</b>
	407		2040	7F8000h	7F8FFFh	individual 16 sectors
	127	-	2039	7F7000h	7F7FFFh	lock/unlock unit:4K-byte
		254	:			▲
			2032	7F0000h	7F0FFFh	
			2031	7EF000h	7EFFFFh	
		253	:			
	126		2024	7E8000h	7E8FFFh	
÷	120		2023	7E7000h	7E7FFFh	
•		252				
individual block			2016	7E0000h	7E0FFFh	
lock/unlock unit:64K-byte			2015	7DF000h	7DFFFFh	
		251	:			
	125		2008	7D8000h	7D8FFFh	
			2007	7D7000h	7D7FFFh	
		250				
			2000	7D0000h	7D0FFFh	
			47	02F000h	02FFFFh	
		5				
	2		40	028000h	028FFFh	
	2		39	027000h	027FFFh	
		4	:			
individual block lock/unlock unit:64K-byte			32	020000h	020FFFh	
ISONUTION UTIL.04N-DYLE			31	01F000h	01FFFFh	
<b>A</b>		3				
	1		24	018000h	018FFFh	
			23	017000h	017FFFh	
		2	:			
			16	010000h	010FFFh	·
			15	00F000h	00FFFFh	
		1	:			¥
	0		8	008000h	008FFFh	individual 16 sectors lock/unlock unit:4K-byte
	0	0	7	007000h	007FFFh	
		0	: 0	000000h	000FFFh	



# MX25L6465E MX25L12865E

# Table 4-2. Memory Organization for MX25L12865E

	Block(64K-byte)	Block(32K-byte)	Sector	Address	Range			
			4095	FFF000h	FFFFFh			
		511	:			₩		
	255		4088	FF8000h	FF8FFFh	individual 16 sectors		
	233		4087	FF7000h	FF7FFFh	lock/unlock unit:4K-byte		
		510	:			<b>A</b>		
			4080	FF0000h	FF0FFFh			
		509	4079	FEF000h	FEFFFFh			
			:					
	254		4072	FE8000h	FE8FFFh			
÷	257	508	4071	FE7000h	FE7FFFh			
•			:					
individual block			4064	FE0000h	FE0FFFh			
lock/unlock unit:64K-byte			4063	FDF000h	FDFFFFh			
		507	:					
	253		4056	FD8000h	FD8FFFh			
	233		4055	FD7000h	FD7FFFh			
		506	:					
					4048	FD0000h	<b>FD0FFFh</b>	



individual block lock/unlock unit:64K-byte


				-			
				47	02F000h	02FFFFh	
		5	÷				
		2		40	028000h	028FFFh	
		-		39	027000h	027FFFh	
			4	:			
	individual block			32	020000h	020FFFh	
IOCK/	′unlock unit:64K-byte			31	01F000h	01FFFFh	
	*	1	3	:			
				24	018000h	018FFFh	
			2	23	017000h	017FFFh	
				:			
				16	010000h	010FFFh	
				15	00F000h	00FFFFh	
			1	÷			<b>\</b>
		0 0		8	008000h	008FFFh	individual 16 sectors
				7	007000h	007FFFh	lock/unlock unit:4K-byte
			0	:			<b>A</b>
				0	000000h	000FFFh	



# **DEVICE OPERATION**

- 1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
- 2. When incorrect command is inputted to this LSI, this LSI becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, SO pin of this LSI should be High-Z.
- 3. When correct command is inputted to this LSI, this LSI becomes active mode and keeps the active mode until next CS# rising edge.
- 4. For standard single data rate serial mode, input data is latched on the rising edge of Serial Clock(SCLK) and data shifts out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as Figure 1-1. For high performance (Double Transfer Rate Read serial mode), data is latched on both rising and falling edge of clock and data shifts out on both rising and falling edge of clock as Figure 1-2.
- 5. For the following instructions: RDID, RDSR, RDSCUR, READ, FAST\_READ, RDSFDP, 2READ, 4READ, FAST-DTRD, 2DTRD, 4DTRD, RDBLOCK, RES, REMS, REMS2, REMS4, and REMS4D the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE, BE32K, HPM, CE, PP, CP, 4PP, RDP, DP, WPSEL, SBLK, SBULK, GBLK, GBULK, ENSO, EXSO, WRSCUR, ENPLM, EXPLM, ESRY, DSRY and CLSR the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
- 6. During the progress of Write Status Register, Program, Erase operation, to access the memory array is neglected and not affect the current operation of Write Status Register, Program, Erase.


### Figure 1-1. Serial Modes Supported (for Normal Serial mode)



Note:

CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.

### Figure 1-2. Serial Modes Supported (for Double Transfer Rate serial read mode)







# HOLD FEATURE

HOLD# pin signal goes low to hold any serial communications with the device. The HOLD feature will not stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD requires Chip Select(CS#) keeping low and starts on falling edge of HOLD# pin signal while Serial Clock (SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not start until Serial Clock signal being low). The HOLD condition ends on the rising edge of HOLD# pin signal while Serial Clock(SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not end until Serial Clock being low), see Figure 2.





The Serial Data Output (SO) is high impedance, both Serial Data Input (SI) and Serial Clock (SCLK) are don't care during the HOLD operation. If Chip Select (CS#) drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and CS# must be at low.

Note: The HOLD feature is disabled during Quad I/O mode.



# COMMAND DESCRIPTION

# Table 5. Command Sets

COMMAND (byte)	WREN (write enable)	WRDI (write disable)	RDID (read identification)	RDSR (read status register)	WRSR (write status register)	FASTDTRD (fast DT read)	2DTRD (Dual I/O DT Read)	4DTRD (Quad I/O DT Read)
Command (hex)	06	04	9F	05	01	0D	BD	ED
Input Cycles					Data(8)	ADD(12)	ADD(6)	ADD(3)
Dummy Cycles						6	6	1+7
Action	sets the (WEL) write enable latch bit	resets the (WEL) write enable latch bit	outputs JEDEC ID: 1-byte Manufacturer ID & 2-byte Device ID	to read out the values of the status register	to write new values to the status register	n bytes read out (Double Transfer Rate) until CS# goes high	n bytes read out (Double Transfer Rate) by 2xl/ O until CS# goes high	n bytes read out (Double Transfer Rate) by 4xl/ O until CS# goes high
COMMAND (byte)	READ (read data)	FAST READ (fast read data)	RDSFDP (Read SFDP)	2READ (2 x I/O read command) Note1	4READ (4 x I/O read command)	4PP (quad page program)	SE (sector erase)	BE (block erase 64KB)
Command (hex)	03	0B	5A	BB	EB	38	20	D8
Input Cycles	ADD(24)	ADD(24)	ADD(24)	ADD(12)	ADD(6)	ADD(6)+ Data(512)	ADD(24)	ADD(24)
Dummy Cycles		8	8	4	2+4			
Action	n bytes read out until CS# goes high	n bytes read out until CS# goes high	Read SFDP mode	n bytes read out by 2 x l/ O until CS# goes high	n bytes read out by 4 x l/ O until CS# goes high	quad input to program the selected page	to erase the selected sector	to erase the selected 64KB block
				СР		RDP		REMS (read
COMMAND (byte)	BE 32K (block erase 32KB)	CE (chip erase)	PP (Page program)	(Continuously program mode)	DP (Deep power down)	(Release from deep power down)	RES (read electronic ID)	electronic manufacturer & device ID)
Command (hex)	52	60 or C7	02	AD	В9	AB	AB	90
Input Cycles	ADD(24)		ADD(24)+ Data(2048)	ADD(24)+ Data(16)				ADD(24)
Dummy Cycles							24	
Action	to erase the selected 32KB block	to erase whole chip	to program the selected page	continously program whole chip, the address is automatically increase	enters deep power down mode	release from deep power down mode	to read out 1-byte Device ID	output the Manufacturer ID & Device ID



COMMAND (byte)	REMS2 (read ID for 2x I/O mode)	REMS4 (read ID for 4x I/O mode)	REMS4D (read ID for 4x I/O DT mode)	ENSO (enter secured OTP)	EXSO (exit secured OTP)	RDSCUR (read security register)	WRSCUR (write security register)	ESRY (enable SO to output RY/ BY#)
Command (hex)	EF	DF	CF	B1	C1	2B	2F	70
Input Cycles	ADD(24)	ADD(24)	ADD(24)					
Dummy Cycles								
Action	output the Manufacturer ID & Device ID	output the Manufacturer ID & device ID			bit Secured	to read value of security register	to set the lock-down bit as "1" (once lock-down, cannot be updated)	to enable SO to output RY/ BY# during CP mode

COMMAND (byte)	DSRY (disable SO to output RY/BY#)	ENPLM (Enter Parallel Mode)	EXPLM (EXIT Parallel Mode)	CLSR (Clear SR Fail Flags)	HPM (High Perform- ance Enable Mode)	WPSEL (write protection selection)	SBLK (single block lock) *Note 2	SBULK (single block unlock)
Command (hex)	80	55	45	30	A3	68	36	39
Input Cycles							ADD(24)	ADD(24)
Dummy Cycles								
Action	to disable SO to output RY/BY# during CP mode		to exit 8xl/O parallel programming mode		Quad I/O high Performance mode	to enter and enable individal block protect mode	individual block (64K- byte) or sector (4K- byte) write protect	individual block (64K- byte) or sector (4K-byte) unprotect

COMMAND (byte)	RDBLOCK (block protect read)	GBLK (gang block lock)	GBULK (gang block unlock)
Command (hex)	3C	7E	98
Input Cycles	ADD(24)		
Dummy Cycles			
Action	read individual block or sector write protect status	whole chip write protect	whole chip unprotect

Note 1: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.

Note 2: In individual block write protection mode, all blocks/sectors is locked as defualt.



# (1) Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, 4PP, CP, SE, BE, BE32K, CE, WRSR, SBLK, SBULK, GBLK and GBULK, which are intended to change the device content, should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low $\rightarrow$  sending WREN instruction code $\rightarrow$  CS# goes high. (Please refer to Figure 12)

# (2) Write Disable (WRDI)

The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low $\rightarrow$  sending WRDI instruction code $\rightarrow$  CS# goes high. (Please refer to Figure 13)

The WEL bit is reset by following situations:

- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Page Program (PP, 4PP) instruction completion
- Sector Erase (SE) instruction completion
- Block Erase (BE, BE32K) instruction completion
- Chip Erase (CE) instruction completion
- Continuously Program mode (CP) instruction completion
- Single Block Lock/Unlock (SBLK/SBULK) instruction completion
- Gang Block Lock/Unlock (GBLK/GBULK) instruction completion

# (3) Read Identification (RDID)

The RDID instruction is for reading the Manufacturer ID of 1-byte and followed by Device ID of 2-byte. The MXIC Manufacturer ID is C2(hex), the memory type ID is 20(hex) as the first-byte Device ID, and the individual Device ID of second-byte ID are listed as table of "ID Definitions". (Please refer to Table 8)

The sequence of issuing RDID instruction is: CS# goes low $\rightarrow$  sending RDID instruction code  $\rightarrow$  24-bits ID data out on SO $\rightarrow$  to end RDID operation can use CS# to high at any time during data out. (Please refer to Figure 14)

While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.



# (4) Read Status Register (RDSR)

The RDSR instruction is for reading Status Register. The Read Status Register can be read at any time (even in program/erase/write status register condition) and continuously. It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low $\rightarrow$  sending RDSR instruction code $\rightarrow$  Status Register data out on SO (Please refer to Figure 15).

The definition of the status register bits is as below:

**WIP bit.** The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

**WEL bit.** The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable latch. When WEL bit sets to "1", which means the internal write enable latch is set, the device can accept program/ erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the device will not accept program/erase/write status register instruction. The program/erase command will be ignored and will reset WEL bit if it is applied to a protected memory area.

**BP3, BP2, BP1, BP0 bits.** The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area (as defined in Table 2) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase (BE) and Chip Erase (CE) instructions (only if all Block Protect bits set to 0, the CE instruction can be executed).

**QE bit.** The Quad Enable (QE) bit, non-volatile bit, while it is "0" (factory default), it performs non-Quad and WP# is enable. While QE is "1", it performs Quad I/O mode, WP# and HOLD# are disabled. In the other word, if the system goes into four I/O mode (QE=1), the feature of HPM and HOLD will be disabled.

**SRWD bit.** The Status Register Write Disable (SRWD) bit, non-volatile bit, default value is "0". SRWD bit is operated together with Write Protection (WP#/SIO2) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and WP#/SIO2 pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP3, BP2, BP1, BP0) are read only.

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0		
SRWD (status register write protect)	QE (Quad Enable)	BP3 (level of protected block)	BP2 (level of protected block)	BP1 (level of protected block)	BP0 (level of protected block)	WEL (write enable latch)	WIP (write in progress bit)		
1=status register write disable	1= Quad Enable 0=not Quad Enable	(note 1)	(note 1)	(note 1)	(note 1)	1=write enable 0=not write enable	1=write operation 0=not in write operation		
Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit		

Note 1: see the Table 2 "Protected Area Size" in page 11.

**Status Register** 



# (5) Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in Table 2). The WRSR also can set or reset the Quad enable (QE) bit and set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#/SIO2) pin signal, but has no effect on bit1(WEL) and bit0 (WIP) of the status register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: CS# goes low $\rightarrow$  sending WRSR instruction code $\rightarrow$  Status Register data on SI $\rightarrow$  CS# goes high. (Please refer to Figure 16)

The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

# Protection Modes

Mode	Status register condition	WP# and SRWD bit status	Memory	
Software protection mode(SPM)	Status register can be written in (WEL bit is set to "1") and the SRWD, BP0-BP3 bits can be changed	WP#=1 and SRWD bit=0, or WP#=0 and SRWD bit=0, or WP#=1 and SRWD=1	The protected area cannot be program or erase.	
Hardware protection mode (HPM)	The SRWD, BP0-BP3 of status register bits cannot be changed	WP#=0, SRWD bit=1	The protected area cannot be program or erase.	

Note: As defined by the values in the Block Protect (BP3, BP2, BP1, BP0) bits of the Status Register, as shown in Table 2.

As the above table showing, the summary of the Software Protected Mode (SPM) and Hardware Protected Mode (HPM).

Software Protected Mode (SPM):

- When SRWD bit=0, no matter WP#/SIO2 is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM).
- When SRWD bit=1 and WP#/SIO2 is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM)

Hardware Protected Mode (HPM):

When SRWD bit=1, and then WP#/SIO2 is low (or WP#/SIO2 is low before SRWD bit=1), it enters the hardware
protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2,
BP1, BP0 and hardware protected mode by the WP#/SIO2 to against data modification.

Note:

To exit the hardware protected mode requires WP#/SIO2 driving high once the hardware protected mode is entered. If the WP#/SIO2 pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP3, BP2, BP1, BP0.

If the system goes into four I/O mode, the feature of HPM will be disabled.



# (6) Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low $\rightarrow$  sending READ instruction code $\rightarrow$ 3-byte address on SI  $\rightarrow$ data out on SO $\rightarrow$  to end READ operation can use CS# to high at any time during data out. (Please refer to Figure 17)

# (7) Read Data Bytes at Higher Speed (FAST\_READ)

The FAST\_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST\_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST\_READ instruction is: CS# goes low $\rightarrow$ sending FAST\_READ instruction code $\rightarrow$ 3-byte address on SI $\rightarrow$  1-dummy byte (default) address on SI $\rightarrow$ data out on SO $\rightarrow$  to end FAST\_READ operation can use CS# to high at any time during data out. (Please refer to Figure 18)

While Program/Erase/Write Status Register cycle is in progress, FAST\_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

# (8) Fast Double Transfer Rate Read (FASTDTRD)

The FASTDTRD instruction is for doubling reading data out, signals are triggered on both rising and falling edge of clock. The address is latched on both rising and falling edge of SCLK, and data of each bit shifts out on both rising and falling edge of SCLK at a maximum frequency fC2. The 2-bit address can be latched-in at one clock, and 2-bit data can be read out at one clock, which means one bit at rising edge of clock, the other bit at falling edge of clock. The first address byte can be at any location.

The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FASTDTRD instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FASTDTRD instruction is: CS# goes low  $\rightarrow$  sending FASTDTRD instruction code (1bit per clock)  $\rightarrow$  3-byte address on SI (2-bit per clock)  $\rightarrow$  6-dummy clocks (default) on SI  $\rightarrow$  data out on SO (2-bit per clock)  $\rightarrow$  to end FASTDTRD operation can use CS# to high at any time during data out. (Please refer to Figure 19)

While Program/Erase/Write Status Register cycle is in progress, FASTDTRD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

# (9) 2 x I/O Read Mode (2READ)

The 2READ instruction enables Double Transfer Rate of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maxi-



mum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing 2READ instruction is: CS# goes low $\rightarrow$  sending 2READ instruction $\rightarrow$  24-bit address interleave on SIO1 & SIO0 $\rightarrow$  4-bit dummy cycle on SIO1 & SIO0 $\rightarrow$  data out interleave on SIO1 & SIO0 $\rightarrow$  to end 2READ operation can use CS# to high at any time during data out (Please refer to Figure 20 for 2 x I/O Read Mode Timing Waveform).

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

# (10) 2 x I/O Double Transfer Rate Read Mode (2DTRD)

The 2DTRD instruction enables Double Transfer Rate throughput on dual I/O of Serial Flash in read mode. The address (interleave on dual I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on dual I/O pins) shift out on both rising and falling edge of SCLK at a maximum frequency fT2. The 4-bit address can be latched-in at one clock, and 4-bit data can be read out at one clock, which means two bits at rising edge of clock, the other two bits at falling edge of clock. The first address byte can be at any location.

The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2DTRD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2DTRD instruction, the following address/dummy/ data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing 2DTRD instruction is: CS# goes low  $\rightarrow$  sending 2DTRD instruction (1-bit per clock)  $\rightarrow$  24-bit address interleave on SIO1 & SIO0 (4-bit per clock)  $\rightarrow$  6-bit dummy clocks on SIO1 & SIO0  $\rightarrow$  data out interleave on SIO1 & SIO0 (4-bit per clock)  $\rightarrow$  to end 2DTRD operation can use CS# to high at any time during data out (Please refer to Figure 21 for 2 x I/O Double Transfer Rate Read Mode Timing Waveform).

While Program/Erase/Write Status Register cycle is in progress, 2DTRD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

# (11) 4 x I/O Read Mode (4READ)

The 4READ instruction enables quad throughput of Serial Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4READ instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing 4READ instruction is: CS# goes low $\rightarrow$  sending 4READ instruction $\rightarrow$  24-bit address interleave on SIO3, SIO2, SIO1 & SIO0 $\rightarrow$  6 dummy cycles  $\rightarrow$  data out interleave on SIO3, SIO2, SIO1 & SIO0 $\rightarrow$  to end 4READ operation can use CS# to high at any time during data out (Please refer to Figure 22 for 4 x I/O Read Mode Timing Waveform).

Another sequence of issuing 4 READ instruction especially useful in random access is : CS# goes low $\rightarrow$  sending 4 READ instruction $\rightarrow$  3-bytes address interleave on SIO3, SIO2, SIO1 & SIO0  $\rightarrow$  performance enhance toggling bit



 $P[7:0] \rightarrow 4$  dummy cycles  $\rightarrow$  data out still CS# goes high  $\rightarrow$  CS# goes low (reduce 4 Read instruction)  $\rightarrow$  24-bit random access address (Please refer to Figure 23 for 4x I/O Read Enhance Performance Mode timing waveform).

In the performance-enhancing mode (Note of Figure. 23), P[7:4] must be toggling with P[3:0]; likewise P[7:0]=A5h,5Ah,F0h or 0Fh can make this mode continue and reduce the next 4READ instruction. Once P[7:4] is no longer toggling with P[3:0]; likewise P[7:0]=FFh,00h,AAh or 55h. These commands will reset the performance enhance mode. And afterwards CS# is raised and then lowered, the system then will return to normal operation.

While Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

# (12) 4 x I/O Double Transfer Rate Read Mode (4DTRD)

The 4DTRD instruction enables Double Transfer Rate throughput on quad I/O of Serial Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4DTRD instruction. The address (interleave on 4 I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on 4 I/O pins) shift out on both rising and falling edge of SCLK at a maximum frequency fQ2. The 8-bit address can be latched-in at one clock, and 8-bit data can be read out at one clock, which means four bits at rising edge of clock, the other four bits at falling edge of clock. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4DTRD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4DTRD instruction, the following address/dummy/data out will perform as 8-bit instead of previous 1-bit.

The sequence of issuing 4DTRD instruction is: CS# goes low  $\rightarrow$  sending 4DTRD instruction (1-bit per clock)  $\rightarrow$  24bit address interleave on SIO3, SIO2, SIO1 & SIO0 (8-bit per clock)  $\rightarrow$  8 dummy clocks  $\rightarrow$  data out interleave on SIO3, SIO2, SIO1 & SIO0 (8-bit per clock)  $\rightarrow$  to end 4DTRD operation can use CS# to high at any time during data out (Please refer to Figure 24 for 4 x I/O Read Mode Double Transfer Rate Timing Waveform).

Another sequence of issuing enhanced mode of 4DTRD instruction especially useful in random access is: CS# goes low  $\rightarrow$  sending 4DTRD instruction (1-bit per clock)  $\rightarrow$  3-bytes address interleave on SIO3, SIO2, SIO1 & SIO0 (8-bit per clock)  $\rightarrow$  performance enhance toggling bit P[7:0]  $\rightarrow$  7 dummy clocks  $\rightarrow$  data out(8-bit per clock) still CS# goes high  $\rightarrow$  CS# goes low (eliminate 4 Read instruction)  $\rightarrow$  24-bit random access address (Please refer to Figure 25 for 4x I/O Double Transfer Rate read enhance performance mode timing waveform).

While Program/Erase/Write Status Register cycle is in progress, 4DTRD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

# (13) Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (see Table 6) is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing SE instruction is: CS# goes low  $\rightarrow$  sending SE instruction code $\rightarrow$  3-byte address on SI  $\rightarrow$ CS# goes high. (Please refer to Figure 26)

The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tSE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the



sector is protected by BP3~0 (WPSEL=0) or by individual lock (WPSEL=1), the array data will be protected (no change) and the WEL bit still be reset.

# (14) Block Erase (BE)

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (see table 6) is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE instruction is: CS# goes low  $\rightarrow$  sending BE instruction code  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high. (Please refer to Figure 27)

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the block is protected by BP3~0 (WPSEL=0) or by individual lock (WPSEL=1), the array data will be protected (no change) and the WEL bit still be reset.

# (15) Block Erase (BE32K)

The Block Erase (BE32) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 32K-byte block erase operation. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE32). Any address of the block (see table 6) is a valid address for Block Erase (BE32) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE32 instruction is: CS# goes low  $\rightarrow$  sending BE32 instruction code  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high. (Please refer to Figure 27)

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the block is protected by BP3~0 (WPSEL=0) or by individual lock (WPSEL=1), the array data will be protected (no change) and the WEL bit still be reset.

# (16) Chip Erase (CE)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low  $\rightarrow$  sending CE instruction code  $\rightarrow$  CS# goes high. (Please refer to Figure 28)

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is



protected the Chip Erase (CE) instruction will not be executed, but WEL will be reset.

# (17) Page Program (PP)

The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device programs only the last 256 data bytes sent to the device. If the entire 256 data bytes are going to be programmed, A7-A0 (The eight least significant address bits) should be set to 0. If the eight least significant address bits (A7-A0) are not all 0, all transmitted data going beyond the end of the current page are programmed from the start address of the same page (from the address A7-A0 are all 0). If more than 256 bytes are sent to the device, the data of the last 256-byte is programmed at the request page and previous data will be disregarded. If less than 256 bytes are sent to the device, the data is programmed at the requested address of the page without effect on other address of the same page.

The sequence of issuing PP instruction is: CS# goes low $\rightarrow$  sending PP instruction code $\rightarrow$  3-byte address on SI $\rightarrow$  at least 1-byte on data on SI $\rightarrow$  CS# goes high. (Please refer to Figure 29)

The CS# must be kept to low during the whole Page Program cycle; The CS# must go high exactly at the byte boundary( the latest eighth bit of data being latched in), otherwise, the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Page Program cycle is in progress. The WIP sets 1 during the tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3~0 (WPSEL=0) or by individual lock (WPSEL=1), the array data will be protected (no change) and the WEL bit will still be reset.

# (18) 4 x I/O Page Program (4PP)

The Quad Page Program (4PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be set to "1" before sending the Quad Page Program (4PP). The Quad Page Programming takes four pins: SIO0, SIO1, SIO2, and SIO3, which can raise programer performance and and the effectiveness of application of lower clock less than 20MHz. For system with faster clock, the Quad page program cannot provide more actual favors, because the required internal page program time is far more than the time data flows in. Therefore, we suggest that while executing this command (especially during sending data), user can slow the clock speed down to 20MHz below. The other function descriptions are as same as standard page program.

The sequence of issuing 4PP instruction is: CS# goes low $\rightarrow$  sending 4PP instruction code $\rightarrow$  3-byte address on SIO[3:0] $\rightarrow$  at least 1-byte on data on SIO[3:0] $\rightarrow$  CS# goes high. (Please refer to Figure 30)

If the page is protected by BP3~0 (WPSEL=0) or by individual lock (WPSEL=1), the array data will be protected (no change) and the WEL bit will still be reset.