



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MACRONIX
INTERNATIONAL Co., LTD.

MX25U1635F

MX25U1635F

**1.8V, 16M-BIT [x 1/x 2/x 4]
CMOS MXSMIO® (SERIAL MULTI I/O)
FLASH MEMORY**

Key Features

- *Fast read for SPI mode and QPI mode*
- *1.65 to 2.0 volt for read, erase, and program operations*
- *12-WLCSP (Wafer-Level Chip Scale Package)*
- *Multi I/O Support - Single I/O, Dual I/O and Quad I/O*
- *Program Suspend/Resume & Erase Suspend/Resume*

Contents

1. FEATURES	4
2. GENERAL DESCRIPTION	6
Table 1. Additional Feature.....	7
3. PIN CONFIGURATIONS	8
4. PIN DESCRIPTION	8
5. BLOCK DIAGRAM.....	9
6. DATA PROTECTION.....	10
Table 2. Protected Area Sizes	11
Table 3. 4K-bit Secured OTP Definition	12
7. MEMORY ORGANIZATION	13
Table 4. Memory Organization	13
8. DEVICE OPERATION	14
8-1. Quad Peripheral Interface (QPI) Read Mode	16
9. COMMAND DESCRIPTION.....	17
Table 5. Command Set.....	17
9-1. Write Enable (WREN).....	21
9-2. Write Disable (WRDI).....	22
9-3. Read Identification (RDID).....	23
9-4. Release from Deep Power-down (RDP), Read Electronic Signature (RES)	24
9-5. Read Electronic Manufacturer ID & Device ID (REMS).....	26
9-6. QPI ID Read (QPIID)	27
Table 6. ID Definitions	27
9-7. Read Status Register (RDSR)	28
9-8. Write Status Register (WRSR).....	32
Table 7. Protection Modes.....	33
9-9. Read Data Bytes (READ)	36
9-10. Read Data Bytes at Higher Speed (FAST_READ)	37
9-11. Dual Read Mode (DREAD)	39
9-12. 2 x I/O Read Mode (2READ)	40
9-13. Quad Read Mode (QREAD)	41
9-14. 4 x I/O Read Mode (4READ)	42
9-15. Burst Read	45
9-16. Performance Enhance Mode	46
9-17. Performance Enhance Mode Reset.....	49
9-18. Sector Erase (SE).....	50
9-19. Block Erase (BE32K)	51
9-20. Block Erase (BE)	52
9-21. Chip Erase (CE).....	53
9-22. Page Program (PP)	54
9-23. 4 x I/O Page Program (4PP).....	56
9-24. Deep Power-down (DP).....	57
9-25. Enter Secured OTP (ENSO).....	58

9-26. Exit Secured OTP (EXSO).....	58
9-27. Read Security Register (RDSCUR)	58
Table 8. Security Register Definition	59
9-28. Write Security Register (WRSCUR).....	59
9-29. Write Protection Selection (WPSEL).....	60
9-30. Single Block Lock/Unlock Protection (SBLK/SBULK).....	63
9-31. Read Block Lock Status (RDBLOCK).....	65
9-32. Gang Block Lock/Unlock (GBLK/GBULK)	65
9-33. Program Suspend and Erase Suspend	66
Table 9. Readable Area of Memory While a Program or Erase Operation is Suspended.....	66
Table 10. Acceptable Commands During Program/Erase Suspend after tPSL/tESL.....	67
Table 11. Acceptable Commands During Suspend (tPSL/tESL not required)	67
9-34. Program Resume and Erase Resume	69
9-35. No Operation (NOP)	69
9-36. Software Reset (Reset-Enable (RSTEN) and Reset (RST))	69
9-37. Read SDFP Mode (RDSFDP).....	71
Table 12. Signature and Parameter Identification Data Values	72
Table 13. Parameter Table (0): JEDEC Flash Parameter Tables	73
Table 14. Parameter Table (1): Macronix Flash Parameter Tables	75
10. RESET.....	77
Table 15. Reset Timing.....	77
11. POWER-ON STATE	78
12. ELECTRICAL SPECIFICATIONS.....	79
Table 16. Absolute Maximum Ratings	79
Table 17. Capacitance.....	79
Table 18. DC Characteristics.....	81
Table 19. AC Characteristics	82
13. OPERATING CONDITIONS.....	84
Table 20. Power-Up Timing and VWI Threshold	86
13-1. Initial Delivery State	86
14. ERASE AND PROGRAMMING PERFORMANCE	87
15. LATCH-UP CHARACTERISTICS	87
16. ORDERING INFORMATION	88
17. PART NAME DESCRIPTION.....	89
18. PACKAGE INFORMATION.....	90
18-1. 8-pin SOP (200mil)	90
18-2. 8-land WSON (6mm x 5mm).....	91
18-3. 8-land USON (4mm x 4mm)	92
18-4. 8-land USON (4mm x 3mm)	93
18-5. 12-ball WLCSP	94
19. REVISION HISTORY	95

Figures

Figure 1. Serial Modes Supported	15
Figure 2. Serial Input Timing	16
Figure 3. Output Timing	16
Figure 4. Enable QPI Sequence (Command 35H)	17
Figure 5. Reset QPI Mode (Command F5H)	17
Figure 6. Write Enable (WREN) Sequence (SPI Mode)	22
Figure 7. Write Enable (WREN) Sequence (QPI Mode)	22
Figure 8. Write Disable (WRDI) Sequence (SPI Mode)	23
Figure 9. Write Disable (WRDI) Sequence (QPI Mode)	23
Figure 10. Read Identification (RDI) Sequence (SPI mode only)	24
Figure 11. Read Electronic Signature (RES) Sequence (SPI Mode)	25
Figure 12. Read Electronic Signature (RES) Sequence (QPI Mode)	26
Figure 13. Release from Deep Power-down (RDP) Sequence (SPI Mode)	26
Figure 14. Release from Deep Power-down (RDP) Sequence (QPI Mode)	26
Figure 15. Read Electronic Manufacturer & Device ID (REMS) Sequence (SPI Mode only)	27
Figure 16. Read Status Register (RDSR) Sequence (SPI Mode)	29
Figure 17. Read Status Register (RDSR) Sequence (QPI Mode)	29
Figure 18. Program/Erase flow with read array data	30
Figure 19. Program/Erase flow without read array data (read P_FAIL/E_FAIL flag)	31
Figure 20. Write Status Register (WRSR) Sequence (SPI Mode)	33
Figure 21. Write Status Register (WRSR) Sequence (QPI Mode)	33
Figure 22. WRSR flow	35
Figure 23. WP# Setup Timing and Hold Timing during WRSR when SRWD=1	36
Figure 24. Read Data Bytes (READ) Sequence (SPI Mode only)	37
Figure 25. Read at Higher Speed (FAST_READ) Sequence (SPI Mode)	39
Figure 26. Read at Higher Speed (FAST_READ) Sequence (QPI Mode)	39
Figure 27. Dual Read Mode Sequence (Command 3B)	40
Figure 28. 2 x I/O Read Mode Sequence (SPI Mode only)	41
Figure 29. Quad Read Mode Sequence (Command 6B)	42
Figure 30. 4 x I/O Read Mode Sequence (SPI Mode)	44
Figure 31. 4 x I/O Read Mode Sequence (QPI Mode)	44
Figure 32. W4READ (Quad Read with 4 dummy cycles) Sequence	45
Figure 33. SPI Mode	46
Figure 34. QPI Mode	46
Figure 35. 4 x I/O Read enhance performance Mode Sequence (SPI Mode)	48
Figure 36. 4 x I/O Read enhance performance Mode Sequence (QPI Mode)	49
Figure 37. Performance Enhance Mode Reset for Fast Read Quad I/O (SPI Mode)	50
Figure 38. Performance Enhance Mode Reset for Fast Read Quad I/O (QPI Mode)	50
Figure 39. Sector Erase (SE) Sequence (SPI Mode)	51
Figure 40. Sector Erase (SE) Sequence (QPI Mode)	51
Figure 41. Block Erase 32KB (BE32K) Sequence (SPI Mode)	52
Figure 42. Block Erase 32KB (BE32K) Sequence (QPI Mode)	52
Figure 43. Block Erase (BE) Sequence (SPI Mode)	53
Figure 44. Block Erase (BE) Sequence (QPI Mode)	53
Figure 45. Chip Erase (CE) Sequence (SPI Mode)	54
Figure 46. Chip Erase (CE) Sequence (QPI Mode)	54
Figure 47. Page Program (PP) Sequence (SPI Mode)	56
Figure 48. Page Program (PP) Sequence (QPI Mode)	56
Figure 49. 4 x I/O Page Program (4PP) Sequence (SPI Mode only)	57
Figure 50. Deep Power-down (DP) Sequence (SPI Mode)	58
Figure 51. Deep Power-down (DP) Sequence (QPI Mode)	58
Figure 52. Write Protection Selection (WPSEL) Sequence (Command 68)	62
Figure 53. WPSEL Flow	63
Figure 54. Block Lock Flow	64
Figure 55. Block Unlock Flow	65
Figure 56. Suspend to Read Latency	69
Figure 57. Resume to Suspend Latency	69
Figure 58. Suspend to Program Latency	69
Figure 59. Resume to Read Latency	70
Figure 60. Software Reset Recovery	71
Figure 61. Reset Sequence (SPI mode)	71
Figure 62. Reset Sequence (QPI mode)	71
Figure 63. Read Serial Flash Discoverable Parameter (RDSFDP) Sequence	72
Figure 64. RESET Timing	78
Figure 65. Maximum Negative Overshoot Waveform	80
Figure 66. Maximum Positive Overshoot Waveform	80
Figure 67. Input Test Waveforms and Measurement Level	81
Figure 68. Output Loading	81
Figure 69. AC Timing at Device Power-Up	85
Figure 70. Power-Down Sequence	86
Figure 71. Power-up Timing	87

**1.8V 16M-BIT [x 1/x 2/x 4] CMOS MXSMIO® (SERIAL MULTI I/O)
FLASH MEMORY****1. FEATURES****GENERAL**

- Supports Serial Peripheral Interface -- Mode 0 and Mode 3
- 16,777,216 x 1 bit structure or 8,388,608 x 2 bits (two I/O read mode) structure or 4,194,304 x 4 bits (four I/O read mode) structure
- Equal Sectors with 4K byte each, or Equal Blocks with 32K byte each or Equal Blocks with 64K byte each
 - Any Block can be erased individually
- Single Power Supply Operation
 - 1.65 to 2.0 volt for read, erase, and program operations
- Latch-up protected to 100mA from -1V to Vcc +1V
- Low Vcc write inhibit is from 1.0V to 1.4V

PERFORMANCE

- High Performance
 - Fast read for SPI mode
 - 1 I/O: 104MHz with 8 dummy cycles
 - 2 I/O: 84MHz with 4 dummy cycles, equivalent to 168MHz
 - 4 I/O: 104MHz with 2+4 dummy cycles, equivalent to 416MHz
 - Fast read for QPI mode
 - 4 I/O: 84MHz with 2+2 dummy cycles, equivalent to 336MHz
 - 4 I/O: 104MHz with 2+4 dummy cycles, equivalent to 416MHz
 - Fast program time: 0.5ms(typ.) and 1.5ms(max.)/page (256-byte per page)
 - Byte program time: 12us (typical)
 - 8/16/32/64 byte Wrap-Around Burst Read Mode
 - Fast erase time: 35ms (typ.)/sector (4K-byte per sector); 200ms(typ.)/block (32K-byte per block), 350ms(typ.)/block (64K-byte per block)
- Low Power Consumption
 - Low active read current: 20mA(typ.) at 104MHz, 15mA(typ.) at 84MHz
 - Low active erase current: 18mA (typ.) at Sector Erase, Block Erase (32KB/64KB); 20mA at Chip Erase
 - Low active programming current: 20mA (typ.)
 - Standby current: 10uA (typ.)
 - Deep Power Down: 1.5uA(typ.)
 - Typical 100,000 erase/program cycles
 - 20 years data retention

SOFTWARE FEATURES

- Input Data Format
 - 1-byte Command code
- Advanced Security Features
 - Block lock protection
 - The BP0-BP3 status bit defines the size of the area to be software protection against program and erase instructions
 - Additional 4k-bit secured OTP for unique identifier
- Auto Erase and Auto Program Algorithm
 - Automatically erases and verifies data at selected sector or block
 - Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse widths (Any page to be programmed should have page in the erased state first)
- Status Register Feature
- Command Reset
- Program/Erase Suspend
- Electronic Identification
 - JEDEC 1-byte manufacturer ID and 2-byte device ID
 - RES command for 1-byte Device ID
 - REMS command for 1-byte manufacturer ID and 1-byte device ID
- Support Serial Flash Discoverable Parameters (SFDP) mode

HARDWARE FEATURES

- SCLK Input
 - Serial clock input
- SI/SIO0
 - Serial Data Input or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- SO/SIO1
 - Serial Data Output or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- WP#/SIO2
 - Hardware write protection or serial data Input/Output for 4 x I/O read mode
- RESET#/SIO3
 - Hardware Reset pin or Serial input & Output for 4 x I/O read mode
- PACKAGE
 - 8-pin SOP (200mil)
 - 8-land WSON (6mm x 5mm)
 - 8-land USON (4mm x 4mm)
 - 8-land USON (4mm x 3mm)
 - 12-ball WLCSP
 - All devices are RoHS Compliant and Halogen-free

2. GENERAL DESCRIPTION

MX25U1635F is a 16,777,216 bit Serial NOR Flash memory, which is configured as 2,097,152 x 8 internally. When it is in two or four I/O read mode, the structure becomes 8,388,608 bits x 2 or 4,194,304 bits x 4. MX25U1635F feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus while it is in single I/O mode. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI pin, SO pin and WP# pin become SIO0 pin, SIO1 pin, SIO2 pin and SIO3 pin for address/dummy bits input and data output.

The MX25U1635F MXSMIO® (Serial Multi I/O) provides sequential read operation on the whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, or word basis for erase command is executed on 4K-byte sector, 32K-byte block, or 64K-byte block, or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via the WIP bit.

Advanced security features enhance the protection and security functions, please see security features section for more details.

The MX25U1635F utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.


Table 1. Additional Feature

Protection and Security		MX25U1635F
Flexible Block Protection (BP0-BP3)		V
4K-bit security OTP		V


Read Performance	MX25U1635F							
I/O mode	SPI						QPI	
I/O	1 I/O	1I /2O	2 I/O	1I/4O	4 I/O	4 I/O	4 I/O	4 I/O
Dummy Cycle	8	8	4	8	4	6	4	6
Frequency	104MHz	104MHz	84 MHz	104MHz	84 MHz	104MHz	84 MHz	104MHz

3. PIN CONFIGURATIONS


8-PIN SOP (200mil)



8-LAND WSON (6mmx5mm)



8-LAND USON(4mmx4mm), 8-LAND USON(4mmx3mm)





4. PIN DESCRIPTION

SYMBOL	DESCRIPTION
CS#	Chip Select
SI/SIO0	Serial Data Input (for 1 x I/O)/ Serial Data Input & Output (for 2xI/O or 4xI/O read mode)
SO/SIO1	Serial Data Output (for 1 x I/O)/ Serial Data Input & Output (for 2xI/O or 4xI/O read mode)
SCLK	Clock Input
WP#/SIO2	Write Protection Active Low or Serial Data Input & Output (for 4xI/O read mode)
RESET#/SIO3	Hardware Reset Pin Active low or Serial Data Input & Output (for 4xI/O read mode)
VCC	+ 1.8V Power Supply
GND	Ground

Note: The pin of RESET#/SIO3 or WP#/SIO2 will remain internal pull up function while this pin is not physically connected in system configuration. However, the internal pull up function will be disabled if the system has physical connection to RESET#/SIO3 or WP#/SIO2 pin.

12-BALL BGA (WLCSP) TOP View



5. BLOCK DIAGRAM

6. DATA PROTECTION

During power transition, there may be some false system level signals which result in inadvertent erasure or programming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command sequences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC power-up and power-down or from system noise.

- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before issuing other commands to change data.
- Deep Power Down Mode: By entering deep power down mode, the flash device is under protected from writing all commands except Release from deep power down mode command (RDP) and Read Electronic Signature command (RES) and softreset command.
- Advanced Security Features: there are some protection and security features which protect content from inadvertent write and hostile access.

I. Block lock protection

- The Software Protected Mode (SPM) use (BP3, BP2, BP1, BP0) bits to allow part of memory to be protected as read only. The protected area definition is shown as "[Table 2. Protected Area Sizes](#)", the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits.
- The Hardware Protected Mode (HPM) use WP#/SIO2 to protect the (BP3, BP2, BP1, BP0) bits and Status Register Write Protect bit.
- In four I/O and QPI mode, the feature of HPM will be disabled.

Table 2. Protected Area Sizes

Status bit				Protect Level
BP3	BP2	BP1	BP0	16Mb
0	0	0	0	0 (none)
0	0	0	1	1 (1block, protected block 31st)
0	0	1	0	2 (2blocks, protected block 30th~31st)
0	0	1	1	3 (4blocks, protected block 28th~31st)
0	1	0	0	4 (8blocks, protected block 24th~31st)
0	1	0	1	5 (16blocks, protected block 16th~31st)
0	1	1	0	6 (32blocks, protected all)
0	1	1	1	7 (32blocks, protected all)
1	0	0	0	8 (32blocks, protected all)
1	0	0	1	9 (32blocks, protected all)
1	0	1	0	10 (16blocks, protected block 0th~15th)
1	0	1	1	11 (24blocks, protected block 0th~23rd)
1	1	0	0	12 (28blocks, protected block 0th~27th)
1	1	0	1	13 (30blocks, protected block 0th~29th)
1	1	1	0	14 (31blocks, protected block 0th~30th)
1	1	1	1	15 (32blocks, protected all)

II. Additional 4K-bit secured OTP for unique identifier: to provide 4K-bit one-time program area for setting device unique serial number - Which may be set by factory or system customer.

- Security register bit 0 indicates whether the chip is locked by factory or not.
- To program the 4K-bit secured OTP by entering 4K-bit secured OTP mode (with Enter Security OTP command), and going through normal program procedure, and then exiting 4K-bit secured OTP mode by writing Exit Security OTP command.
- Customer may lock-down the customer lockable secured OTP by writing WRSCUR(write security register) command to set customer lock-down bit1 as "1". Please refer to "[Table 8. Security Register Definition](#)" for security register bit definition and "[Table 3. 4K-bit Secured OTP Definition](#)" for address range definition.
- Note: Once lock-down whatever by factory or customer, it cannot be changed any more. While in 4K-bit secured OTP mode, array access is not allowed.

Table 3. 4K-bit Secured OTP Definition

Address range	Size	Standard Factory Lock	Customer Lock
xxx000~xxx00F	128-bit	ESN (electrical serial number)	Determined by customer
xxx010~xxx1FF	3968-bit	N/A	

7. MEMORY ORGANIZATION

Table 4. Memory Organization

Block(64K-byte)	Block(32K-byte)	Sector (4K-byte)	Address Range	
31	63	511	1FF000h	1FFFFFFh
		:	:	:
		504	1F8000h	1F8FFFFh
	62	503	1F7000h	1F7FFFFh
		:	:	:
		496	1F0000h	1F0FFFFh
	61	495	1EF000h	1EFFFFh
		:	:	:
		488	1E8000h	1E8FFFFh
	60	487	1E7000h	1E7FFFFh
		:	:	:
		480	1E0000h	1E0FFFFh
29	59	479	1DF000h	1DFFFFh
		:	:	:
		472	1D8000h	1D8FFFFh
	58	471	1D7000h	1D7FFFFh
		:	:	:
		464	1D0000h	1D0FFFFh
2	5	47	02F000h	02FFFFFFh
		:	:	:
		40	028000h	028FFFFh
	4	39	027000h	027FFFFh
		:	:	:
		32	020000h	020FFFFh
	3	31	01F000h	01FFFFFFh
		:	:	:
		24	018000h	018FFFFh
	2	23	017000h	017FFFFh
		:	:	:
		16	010000h	010FFFFh
1	1	15	00F000h	00FFFFFFh
		:	:	:
		8	008000h	008FFFFh
	0	7	007000h	007FFFFh
		:	:	:
		0	000000h	000FFFFh

individual block lock/unlock unit:64K-byte

individual 16 sectors lock/unlock unit:4K-byte

individual block lock/unlock unit:64K-byte


individual block lock/unlock unit:64K-byte

individual 16 sectors lock/unlock unit:4K-byte

8. DEVICE OPERATION



1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
2. When incorrect command is inputted to this device, it enters standby mode and remains in standby mode until next CS# falling edge. In standby mode, SO pin of the device is High-Z.
3. When correct command is inputted to this device, it enters active mode and remains in active mode until next CS# rising edge.
4. Input data is latched on the rising edge of Serial Clock (SCLK) and data shifts out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as "[Figure 1. Serial Modes Supported](#)".
5. For the following instructions: RDID, RDSR, RDSCUR, READ, FAST_READ, DREAD, 2READ, 4READ, QREAD, W4READ, RDSFDP, RES, REMS, QPIID, RDBLOCK, the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE32K, BE, CE, PP, 4PP, DP, ENSO, EXSO, WRSCUR, WPSEL, SBLK, SBULK, GBULK, SUSPEND, RESUME, NOP, RSTEN, RST, EQIO, RSTQIO the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
6. While a Write Status Register, Program or Erase operation is in progress, access to the memory array is neglected and will not affect the current operation of Write Status Register, Program, Erase.

Figure 1. Serial Modes Supported



Note:

CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.

Figure 2. Serial Input Timing

Figure 3. Output Timing



8-1. Quad Peripheral Interface (QPI) Read Mode

QPI protocol enables user to take full advantage of Quad I/O Serial Flash by providing the Quad I/O interface in command cycles, address cycles and as well as data output cycles.

Enable QPI mode

By issuing 35H command, the QPI mode is enabled.

Figure 4. Enable QPI Sequence (Command 35H)




Reset QPI (RSTQIO)

To reset the QPI mode, the RSTQIO (F5H) command is required. After the RSTQIO command is issued, the device returns from QPI mode (4 I/O interface in command cycles) to SPI mode (1 I/O interface in command cycles).

Note:

For EQIO and RSTQIO commands, CS# high width has to follow "write spec" tSHSL (defined in "[Table 19. AC Characteristics](#)") for next instruction.

Figure 5. Reset QPI Mode (Command F5H)



9. COMMAND DESCRIPTION

Table 5. Command Set

Read/Write Array Commands

Mode	SPI	SPI/QPI	SPI	SPI	SPI/QPI	SPI
Command (byte)	READ (normal read)	FAST READ (fast read data)	DREAD (1I / 2O read command)	2READ (2 x I/O read command) <small>Note1</small>	4READ (4 x I/O read)	W4READ
1 st byte	03 (hex)	0B (hex)	3B (hex)	BB (hex)	EB (hex)	E7 (hex)
2 nd byte	ADD1(8)	ADD1(8)	ADD1(8)	ADD1(4)	ADD1(2)	ADD1
3 rd byte	ADD2(8)	ADD2(8)	ADD2(8)	ADD2(4)	ADD2(2)	ADD2
4 th byte	ADD3(8)	ADD3(8)	ADD3(8)	ADD3(4)	ADD3(2)	ADD3
5 th byte		Dummy(8)/(4)*	Dummy(8)	Dummy(4)	Dummy(6)	Dummy(4)
Action	n bytes read out until CS# goes high	n bytes read out until CS# goes high	n bytes read out by Dual Output until CS# goes high	n bytes read out by 2 x I/O until CS# goes high	Quad I/O read with 6 dummy cycles	Quad I/O read for with 4 dummy cycles

Mode	SPI	SPI/QPI	SPI	SPI/QPI	SPI/QPI	SPI/QPI
Command (byte)	QREAD (1I/4O read)	PP (page program)	4PP (quad page program)	SE (sector erase)	BE 32K (block erase 32KB)	BE (block erase 64KB)
1 st byte	6B (hex)	02 (hex)	38 (hex)	20 (hex)	52 (hex)	D8 (hex)
2 nd byte	ADD1(8)	ADD1	ADD1	ADD1	ADD1	ADD1
3 rd byte	ADD2(8)	ADD2	ADD2	ADD2	ADD2	ADD2
4 th byte	ADD3(8)	ADD3	ADD3	ADD3	ADD3	ADD3
5 th byte	Dummy(8)					
Action	n bytes read out by Quad output until CS# goes high	to program the selected page	quad input to program the selected page	to erase the selected sector	to erase the selected 32K block	to erase the selected block

Mode	SPI/QPI
Command (byte)	CE (chip erase)
1 st byte	60 or C7 (hex)
2 nd byte	
3 rd byte	
4 th byte	
5 th byte	
Action	to erase whole chip

* For the Fast Read command (0Bh), when it is under QPI mode, the dummy cycle is 4 clocks.

Register/Setting Commands

Command (byte)	WREN (write enable)	WRDI (write disable)	RDSR (read status register)	WRSR (write status register)	WPSEL (Write Protect Selection)	EQIO (Enable QPI)
Mode	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI
1 st byte	06 (hex)	04 (hex)	05 (hex)	01 (hex)	68 (hex)	35 (hex)
2 nd byte				Values		
3 rd byte						
4 th byte						
5 th byte						
Action	sets the (WEL) write enable latch bit	resets the (WEL) write enable latch bit	to read out the values of the status register	to write new values of the status register	to enter and enable individual block protect mode	Entering the QPI mode

Command (byte)	RSTQIO (Reset QPI)	PGM/ERS Suspend (Suspends Program/Erase)	PGM/ERS Resume (Resumes Program/Erase)	DP (Deep power down)	RDP (Release from deep power down)	SBL (Set Burst Length)
Mode	QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI
1 st byte	F5 (hex)	B0 (hex)	30 (hex)	B9 (hex)	AB (hex)	C0 (hex)
2 nd byte						Value
3 rd byte						
4 th byte						
5 th byte						
Action	Exiting the QPI mode			enters deep power down mode	release from deep power down mode	to set Burst length

ID/Security Commands

Command (byte)	RDID (read identification)	RES (read electronic ID)	REMS (read electronic manufacturer & device ID)	QPIID (QPI ID Read)	RDSFDP	ENSO (enter secured OTP)	EXSO (exit secured OTP)
Mode	SPI	SPI/QPI	SPI	QPI	SPI/QPI	SPI/QPI	SPI/QPI
1 st byte	9F (hex)	AB (hex)	90 (hex)	AF (hex)	5A (hex)	B1 (hex)	C1 (hex)
2 nd byte		x	x		ADD1(8)		
3 rd byte		x	x		ADD2(8)		
4 th byte		x	ADD ^(Note 2)		ADD3(8)		
5 th byte					Dummy(8)		
Action	outputs JEDEC ID: 1-byte Manufacturer ID & 2-byte Device ID	to read out 1-byte Device ID	output the Manufacturer ID & Device ID	ID in QPI interface	Read SFDP mode	to enter the 4K-bit secured OTP mode	to exit the 4K-bit secured OTP mode

COMMAND (byte)	RDSCUR (read security register)	WRSCUR (write security register)	SBLK (single block lock)	SBULK (single block unlock)	RDBLOCK (block protect read)	GBLK (gang block lock)	GBULK (gang block unlock)
Mode	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI
1 st byte	2B (hex)	2F (hex)	36 (hex)	39 (hex)	3C (hex)	7E (hex)	98 (hex)
2 nd byte			ADD1	ADD1	ADD1		
3 rd byte			ADD2	ADD2	ADD2		
4 th byte			ADD3	ADD3	ADD3		
5 th byte							
Action	to read value of security register	to set the lock-down bit as "1" (once lock-down, cannot be update)	individual block (64K-byte) or sector (4K-byte) write protect	individual block (64K-byte) or sector (4K-byte) unprotect	read individual block or sector write protect status	whole chip write protect	whole chip unprotect

Reset Commands

COMMAND (byte)	NOP (No Operation)	RSTEN (Reset Enable)	RST (Reset Memory)
Mode	SPI/QPI	SPI/QPI	SPI/QPI
1 st byte	00 (hex)	66 (hex)	99 (hex)
2 nd byte			
3 rd byte			
4 th byte			
5 th byte			
Action			(Note 4)

Note 1: The count base is 4-bit for ADD(2) and Dummy(2) because of 2 x I/O. And the MSB is on SO/SIO1 which is different from 1 x I/O condition.

Note 2: ADD=00H will output the manufacturer ID first and ADD=01H will output device ID first.

Note 3: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.

Note 4: The RSTEN command must be executed before executing the RST command. If any other command is issued in-between RSTEN and RST, the RST command will be ignored.

Note 5: The number in parentheses after "ADD" or "Data" stands for how many clock cycles it has. For example, "Data(8)" represents there are 8 clock cycles for the data in.

9-1. Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, 4PP, SE, BE32K, BE, CE, and WRSR, which are intended to change the device content WEL bit should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low → sending WREN instruction code → CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are "don't care" in SPI mode.

Figure 6. Write Enable (WREN) Sequence (SPI Mode)





Figure 7. Write Enable (WREN) Sequence (QPI Mode)



9-2. Write Disable (WRDI)

The Write Disable (WRDI) instruction is to reset Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low → sending WRDI instruction code → CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are "don't care" in SPI mode.

The WEL bit is reset by following situations:

- Power-up
- Reset# pin driven low
- Completion of Write Disable (WRDI) instruction
- Completion of Write Status Register (WRSR) instruction
- Completion of Page Program (PP) instruction
- Completion of Quad Page Program (4PP) instruction
- Completion of Sector Erase (SE) instruction
- Completion of Block Erase 32KB (BE32K) instruction
- Completion of Block Erase (BE) instruction
- Completion of Chip Erase (CE) instruction
- Pgm/Ers Suspend

Figure 8. Write Disable (WRDI) Sequence (SPI Mode)





Figure 9. Write Disable (WRDI) Sequence (QPI Mode)




9-3. Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The Macro-nix Manufacturer ID and Device ID are listed as "[Table 6. ID Definitions](#)".

The sequence of issuing RDID instruction is: CS# goes low → sending RDID instruction code → 24-bits ID data out on SO → to end RDID operation can drive CS# to high at any time during data out.

While Program/Erase operation is in progress, it will not decode the RDID instruction, therefore there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

Figure 10. Read Identification (RDID) Sequence (SPI mode only)



9-4. Release from Deep Power-down (RDP), Read Electronic Signature (RES)

The Release from Deep Power-down (RDP) instruction is terminated by driving Chip Select (CS#) High. When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, the transition to the Stand-by Power mode is delayed by tRES2, and Chip Select (CS#) must remain High for at least tRES2(max), as specified in "[Table 19. AC Characteristics](#)". Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions. The RDP instruction is only for releasing from Deep Power Down Mode. Reset# pin goes low will release the Flash from deep power down mode.

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as "[Table 6. ID Definitions](#)". This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction.

Even in Deep power-down mode, the RDP and RES are also allowed to be executed, only except the device is in progress of program/erase/write cycle; there's no effect on the current program/erase/write cycle in progress.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are "don't care" in SPI mode.

The RES instruction is ended by CS# goes high after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previously in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Power-down mode, there's a delay of tRES2 to transit to standby mode, and CS# must remain to high at least tRES2(max). Once in the standby mode, the device waits to be selected, so it can be receive, decode, and execute instruction.

Figure 11. Read Electronic Signature (RES) Sequence (SPI Mode)




Figure 12. Read Electronic Signature (RES) Sequence (QPI Mode)




Figure 13. Release from Deep Power-down (RDP) Sequence (SPI Mode)




Figure 14. Release from Deep Power-down (RDP) Sequence (QPI Mode)

