



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# MX25U8033E

1.8V, 8M-BIT [x 1/x 2/x 4]  
CMOS MXSMIO<sup>®</sup> (SERIAL MULTI I/O)  
FLASH MEMORY

## **Key Features**

- *HOLD feature*
- *Multi I/O Support - Single I/O, Dual I/O and Quad I/O*
- *Auto Erase and Auto Program Algorithm*
- *Low Power Consumption*
- *Individual Protect*

## Contents

<b>1. FEATURES</b> .....	<b>5</b>
<b>2. GENERAL DESCRIPTION</b> .....	<b>7</b>
Table 1. Additional Feature Comparison .....	7
<b>3. PIN CONFIGURATIONS</b> .....	<b>8</b>
<b>4. PIN DESCRIPTION</b> .....	<b>8</b>
<b>5. BLOCK DIAGRAM</b> .....	<b>9</b>
<b>6. DATA PROTECTION</b> .....	<b>10</b>
Table 2. Protected Area Sizes.....	11
Table 3. 4K-bit Secured OTP Definition .....	11
<b>7. MEMORY ORGANIZATION</b> .....	<b>12</b>
Table 4. Memory Organization .....	12
<b>8. DEVICE OPERATION</b> .....	<b>13</b>
Figure 1. Serial Modes Supported .....	13
<b>9. HOLD FEATURE</b> .....	<b>14</b>
Figure 2. Hold Condition Operation .....	14
<b>10. COMMAND DESCRIPTION</b> .....	<b>15</b>
Table 5. Command Set .....	15
10-1. Write Enable (WREN).....	17
10-2. Write Disable (WRDI).....	17
10-3. Read Identification (RDID).....	17
10-4. Read Status Register (RDSR) .....	17
Figure 3. Program/Erase Flow with Read Array Data.....	18
Figure 4. Program/ Erase Flow without Read Array Data (read P_FAIL/E_FAIL flag).....	19
Figure 5. WRSR Flow .....	20
Table 6. Status Register.....	21
10-5. Write Status Register (WRSR).....	22
Table 7. Protection Modes .....	22
10-6. Read Data Bytes (READ) .....	23
10-7. Read Data Bytes at Higher Speed (FAST_READ) .....	23
10-8. Dual Read Mode (DREAD).....	23
10-9. 2 x I/O Read Mode (2READ) .....	24
10-10. 4 x I/O Read Mode (4READ) .....	24
10-11. Performance Enhance Mode .....	25
10-12. Sector Erase (SE).....	25
10-13. Block Erase (BE32K) .....	26
10-14. Block Erase (BE) .....	26
10-15. Chip Erase (CE).....	26
10-16. Page Program (PP) .....	27
10-17. 4 x I/O Page Program (4PP).....	27
10-18. Deep Power-down (DP).....	27

10-19. Release from Deep Power-down (RDP), Read Electronic Signature (RES) .....	28
10-20. Read Electronic Manufacturer ID & Device ID (REMS), (REMS2), (REMS4) .....	28
Table 8. ID Definitions .....	29
10-21. Enter Secured OTP (ENSO).....	29
10-22. Exit Secured OTP (EXSO).....	29
10-23. Read Security Register (RDSCUR) .....	29
Table 9. Security Register Definition .....	30
10-24. Write Security Register (WRSCUR).....	30
10-25. Write Protection Selection (WPSEL).....	30
Figure 6. WPSEL Flow.....	31
10-26. Single Block Lock/Unlock Protection (SBLK/SBULK).....	32
Figure 7. Block Lock Flow.....	32
Figure 8. Block Unlock Flow .....	33
10-27. Read Block Lock Status (RDBLOCK).....	34
10-28. Gang Block Lock/Unlock (GBLK/GBULK) .....	34
10-29. Read SFDP Mode (RDSFDP).....	35
Figure 9. Read Serial Flash Discoverable Parameter (RDSFDP) Sequence .....	35
Table 10. Signature and Parameter Identification Data Values .....	36
Table 11. Parameter Table (0): JEDEC Flash Parameter Tables .....	37
Table 12. Parameter Table (1): Macronix Flash Parameter Tables .....	39
<b>11. POWER-ON STATE .....</b>	<b>41</b>
<b>12. ELECTRICAL SPECIFICATIONS .....</b>	<b>42</b>
12-1. Absolute Maximum Ratings .....	42
Figure 10. Maximum Negative Overshoot Waveform .....	42
12-2. Capacitance TA = 25°C, f = 1.0 MHz .....	42
Figure 11. Maximum Positive Overshoot Waveform.....	42
Figure 12. Input Test Waveforms and Measurement Level .....	43
Figure 13. Output Loading .....	43
Figure 14. SCLK TIMING DEFINITION .....	43
Table 13. DC Characteristics .....	44
Table 14. AC Characteristics.....	45
<b>13. Timing Analysis .....</b>	<b>46</b>
Figure 15. Serial Input Timing .....	46
Figure 16. Output Timing .....	46
Figure 17. Hold Timing.....	47
Figure 18. WP# Setup Timing and Hold Timing during WRSR when SRWD=1 .....	47
Figure 19. Write Enable (WREN) Sequence (Command 06).....	47
Figure 20. Write Disable (WRDI) Sequence (Command 04) .....	48
Figure 21. Read Identification (RDID) Sequence (Command 9F) .....	48
Figure 22. Read Status Register (RDSR) Sequence (Command 05) .....	48
Figure 23. Write Status Register (WRSR) Sequence (Command 01).....	49
Figure 24. Read Data Bytes (READ) Sequence (Command 03) (50MHz) .....	49



Figure 25. Read at Higher Speed (FAST_READ) Sequence (Command 0B) .....	50
Figure 26. Dual Read Mode Sequence (Command 3B) .....	50
Figure 27. 2 x I/O Read Mode Sequence (Command BB) .....	51
Figure 28. 4 x I/O Read Mode Sequence (Command EB) .....	51
Figure 29. 2 x I/O Read Enhance Performance Mode Sequence (Command BB).....	52
Figure 30. 4 x I/O Read Enhance Performance Mode Sequence (Command EB).....	53
Figure 31. Page Program (PP) Sequence (Command 02) .....	54
Figure 32. 4 x I/O Page Program (4PP) Sequence (Command 38) .....	54
Figure 33. Sector Erase (SE) Sequence (Command 20) .....	55
Figure 34. Block Erase 32KB (BE32K) Sequence (Command 52).....	55
Figure 35. Block Erase (BE) Sequence (Command D8) .....	55
Figure 36. Chip Erase (CE) Sequence (Command 60 or C7) .....	55
Figure 37. Deep Power-down (DP) Sequence (Command B9).....	56
Figure 38. Release from Deep Power-down and Read Electronic Signature (RES) (Command AB) ....	56
Figure 39. Release from Deep Power-down (RDP) Sequence (Command AB).....	57
Figure 40. Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90/EF/DF).....	57
Figure 41. Read Security Register (RDSCUR) Sequence (Command 2B) .....	58
Figure 42. Write Security Register (WRSCUR) Sequence (Command 2F).....	58
Figure 43. Power-up Timing.....	59
Table 15. Power-Up Timing.....	59
13-1. Initial Delivery State .....	59
<b>14. OPERATING CONDITIONS</b> .....	<b>60</b>
Figure 44. AC Timing at Device Power-Up .....	60
Figure 45. Power-Down Sequence .....	61
<b>15. ERASE AND PROGRAMMING PERFORMANCE</b> .....	<b>62</b>
<b>16. LATCH-UP CHARACTERISTICS</b> .....	<b>62</b>
<b>17. ORDERING INFORMATION</b> .....	<b>63</b>
<b>18. PART NAME DESCRIPTION</b> .....	<b>64</b>
<b>19. PACKAGE INFORMATION</b> .....	<b>65</b>
19-1. 8-pin SOP (150mil) .....	65
19-2. 8-pin SOP (200mil) .....	66
19-3. 8-land WSON (6x5mm).....	67
19-4. 8-land USON (4x4mm) .....	68
19-5. 8-WLCSP (Height: 0.45mm) .....	69
19-6. 8-WLCSP (Height: 0.33mm) .....	70
<b>20. REVISION HISTORY</b> .....	<b>71</b>

### 1. FEATURES

#### GENERAL

- Single Power Supply Operation
  - 1.65 to 2.0 volt for read, erase, and program operations
- Supports Serial Peripheral Interface -- Mode 0 and Mode 3
- 8M: 8,388,608 x 1 bit structure or 4,194,304 x 2 bits (two I/O read mode) structure or 2,097,152 x 4 bits (four I/O read mode) structure
- 256 Equal Sectors with 4K byte each
  - Any Sector can be erased individually
- 32 Equal Blocks with 32K byte each
  - Any Block can be erased individually
- 16 Equal Blocks with 64K byte each
  - Any Block can be erased individually
- Program Capability
  - Byte base
  - Page base (256 bytes)
- Latch-up protected to 100mA from -1V to Vcc +1V

#### PERFORMANCE

- High Performance
  - Fast read
    - 1 I/O: 80MHz with 8 dummy cycles
    - 2 I/O: 80MHz with 4 dummy cycles, equivalent to 160MHz
    - 4 I/O: 70MHz with 6 dummy cycles, equivalent to 280MHz;
  - Fast program time: 1.2ms(typ.) and 3.0ms(max.)/page (256-byte per page)
  - Byte program time: 10us (typ.)
  - Fast erase time
    - 30ms(typ.) and 200ms(max.)/sector (4K-byte per sector)
    - 200ms(typ.) and 1000ms(max.)/block (32K-byte per block)
    - 500ms(typ.) and 2000ms(max.)/block (64K-byte per block)
    - 5.0s(typ.) and 10s(max.)/chip
- Low Power Consumption
  - Low active read current: 12mA(max.) at 80MHz, 7mA(max.) at 33MHz
  - Low active erase/programming current: 25mA (max.)
  - Low standby current: 8uA (typ.)/30uA (max.)
- Low Deep Power Down current: 8uA(max.)
- Typical 100,000 erase/program cycles
- 20 years data retention

#### SOFTWARE FEATURES

- Input Data Format
  - 1-byte Command code
- Advanced Security Features
  - Block lock protection
  - The BP0-BP3 status bit defines the size of the area to be software protection against program and erase instructions
  - Additional 4K-bit secured OTP for unique identifier
- Auto Erase and Auto Program Algorithm
  - Automatically erases and verifies data at selected sector or block
  - Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse widths (Any page to be programmed should have page in the erased state first).

- Status Register Feature
- Electronic Identification
  - JEDEC 1-byte manufacturer ID and 2-byte device ID
  - RES command for 1-byte Device ID
  - REMS, REMS2 and REMS4 commands for 1-byte manufacturer ID and 1-byte device ID
- Support Serial Flash Discoverable Parameter (SFDP) mode

#### **HARDWARE FEATURES**

- SCLK Input
  - Serial clock input
- SI/SIO0
  - Serial Data Input or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- SO/SIO1
  - Serial Data Output or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- WP#/SIO2
  - Hardware write protection or Serial Data Input/Output for 4 x I/O read mode
- HOLD#/SIO3
  - HOLD feature, to pause the device without deselecting the device or Serial Data Input/Output for 4 x I/O read mode
- PACKAGE
  - 8-land USON (4x4mm)
  - 8-pin SOP (150mil)
  - 8-pin SOP (200mil)
  - 8-land WSON (6x5mm)
  - 8-WLCSP (Height: 0.45mm)
  - 8-WLCSP (Height: 0.33mm)
  - **All devices are RoHS Compliant and Halogen-free**

## 2. GENERAL DESCRIPTION

The MX25U8033E is 8,388,608 bit serial Flash memory, which is configured as 1,048,576 x 8 internally. The MX25U8033E features a serial peripheral interface and software protocol allowing operation on a simple 4-wire bus while it is in single I/O mode. The four bus signals are a clock input (SCLK), a serial data input (SI), a serial data output (SO) and a chip select (CS#). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI pin, SO pin, WP# pin and HOLD# pin become SIO0 pin, SIO1 pin, SIO2 pin and SIO3 pin for address/dummy bits input and data output.

The MX25U8033E MXSMIO® (Serial Multi I/O) provides sequential read operation on the whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis. Erase command is executed on 4K-byte sector, 32K-byte block, or 64K-byte block, or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via the WIP bit. Advanced security features enhance the protection and security functions, please see security features section for more details.

When the device is not in operation and CS# is high, it is put in standby mode.

The MX25U8033E utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.


**Table 1. Additional Feature Comparison**

Part Name	Protection and Security			Read Performance		Identifier		
	Flexible Block Protection (BP0-BP3)	Individual Protect	4K-bit secured OTP	2 I/O Read	4 I/O Read	RES (Command: AB hex)	REMS/REMS2/REMS4 (Command: 90/EF/DF hex)	RDID (Command: 9F hex)
MX25U8033E	V	V	V	V	V	34 (hex)	C2 34 (hex) (if ADD=0)	C2 25 34 (hex)




### 3. PIN CONFIGURATIONS


#### 8-LAND USON (4x4mm)




#### 8-PIN SOP (150mil/200mil)



#### 8-LAND WSON (6x5mm)




#### 8-WLCSP (Height: 0.45mm, 0.33mm) TOP View



### 4. PIN DESCRIPTION

SYMBOL	DESCRIPTION
CS#	Chip Select
SI/SIO0	Serial Data Input (for 1 x I/O)/ Serial Data Input & Output (for 2xI/O or 4xI/O read mode)
SO/SIO1	Serial Data Output (for 1 x I/O)/ Serial Data Input & Output (for 2xI/O or 4xI/O read mode)
SCLK	Clock Input
WP#/SIO2	Write Protection Active Low or Serial Data Input & Output (for 4xI/O read mode)
HOLD#/SIO3	To pause the device without deselecting the device or Serial Data Input & Output (for 4xI/O read mode)
VCC	+ 1.8V Power Supply
GND	Ground

**5. BLOCK DIAGRAM**

## 6. DATA PROTECTION

During power transition, there may be some false system level signals which result in inadvertent erasure or programming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command sequences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC power-up and power-down or from system noise.

- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before issuing other commands to change data. The WEL bit will return to resetting stage while the following conditions occurred:
  - Power-up
  - Completion of Write Disable (WRDI) command
  - Completion of Write Status Register (WRSR) command
  - Completion of Page Program (PP) command
  - Completion of Quad page program (4PP) command
  - Completion of Sector Erase (SE) command
  - Completion of Block Erase 32KB (BE32K) command
  - Completion of Block Erase (BE) command
  - Completion of Chip Erase (CE) command
  - Completion of Write Protection Select (WPSEL) command
  - Completion of Write Security Register (WRSCUR) command
  - Completion of Single Block Lock/Unlock (SBLK/SBULK) command
  - Completion of Gang Block Lock/Unlock (GBLK/GBULK) command
- Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing all commands except Release from deep power down mode command (RDP) and Read Electronic Signature command (RES).
- Advanced Security Features: there are some protection and security features which protect content from inadvertent write and hostile access.

### I. Block lock protection

- The Software Protected Mode (SPM) use (BP3, BP2, BP1, BP0) bits to allow part of memory to be protected as read only. The protected area definition is shown as table of "[Table 2. Protected Area Sizes](#)", the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits.

Please refer to table of "[Table 2. Protected Area Sizes](#)".

- The Hardware Protected Mode (HPM) use WP#/SIO2 to protect the (BP3, BP2, BP1, BP0) bits and SRWD bit. If the system goes into four I/O read mode, the feature of HPM will be disabled.

**Table 2. Protected Area Sizes**

Status Bit				Protect Level
BP3	BP2	BP1	BP0	8Mb
0	0	0	0	0 (none)
0	0	0	1	1 (1block, protected block 15th)
0	0	1	0	2 (2blocks, protected block 14th~15th)
0	0	1	1	3 (4blocks, protected block 12nd~15th)
0	1	0	0	4 (8blocks, protected block 8th~15th)
0	1	0	1	5 (16blocks, protected all)
0	1	1	0	6 (16blocks, protected all)
0	1	1	1	7 (16blocks, protected all)
1	0	0	0	8 (16blocks, protected all)
1	0	0	1	9 (16blocks, protected all)
1	0	1	0	10 (16blocks, protected all)
1	0	1	1	11 (8blocks, protected block 0th~7th)
1	1	0	0	12 (12blocks, protected block 0th~11st)
1	1	0	1	13 (14blocks, protected block 0th~13rd)
1	1	1	0	14 (15blocks, protected block 0th~14th)
1	1	1	1	15 (16blocks, protected all)

**II. Additional 4K-bit secured OTP** for unique identifier: to provide 4K-bit One-Time Program area for setting device unique serial number - Which may be set by factory or system maker. Please refer to Table 3. 4K-bit Secured OTP Definition.

- Security register bit 0 indicates whether the chip is locked by factory or not.
- To program the 4K-bit secured OTP by entering 4K-bit secured OTP mode (with ENSO command), and going through normal program procedure, and then exiting 4K-bit secured OTP mode by writing EXSO command.
- Customer may lock-down the customer lockable secured OTP by writing WRSCUR(write security register) command to set customer lock-down bit1 as "1". Please refer to table of "Security Register Definition" for security register bit definition and table of "4K-bit Secured OTP Definition" for address range definition.

Note:

Once lock-down whatever by factory or customer, it cannot be changed any more. While in 4K-bit Secured OTP mode, array access is not allowed.

**Table 3. 4K-bit Secured OTP Definition**

Address range	Size	Standard Factory Lock	Customer Lock
xxx000~xxx00F	128-bit	ESN (electrical serial number)	Determined by customer
xxx010~xxx1FF	3968-bit	N/A	

**7. MEMORY ORGANIZATION**

**Table 4. Memory Organization**


Block (64KB)	Block (32KB)	Sector (4KB)	Address Range		
15	31	255	0FF000h	0FFFFFFh	Individual Sector Lock/Unlock
		:	:	:	
14	30	240	0F0000h	0F0FFFh	Individual Block Lock/Unlock
		:	:	:	
13	29	239	0EF000h	0EFFFFh	
		:	:	:	
12	28	224	0E0000h	0E0FFFh	
		:	:	:	
11	27	223	0DF000h	0DFFFFh	
		:	:	:	
10	26	208	0D0000h	0D0FFFh	
		:	:	:	
9	25	207	0CF000h	0CFFFFh	
		:	:	:	
8	24	192	0C0000h	0C0FFFh	
		:	:	:	
7	23	191	0BF000h	0BFFFFh	
		:	:	:	
6	22	176	0B0000h	0B0FFFh	
		:	:	:	
5	21	175	0AF000h	0AFFFFh	
		:	:	:	
4	20	160	0A0000h	0A0FFFh	
		:	:	:	
3	19	159	09F000h	09FFFFh	
		:	:	:	
2	18	144	090000h	090FFFh	
		:	:	:	
1	17	143	08F000h	08FFFFh	
		:	:	:	
0	16	128	080000h	080FFFh	
		:	:	:	
15	15	127	07F000h	07FFFFh	Individual Sector Lock/Unlock
		:	:	:	
14	14	112	070000h	070FFFh	Individual Block Lock/Unlock
		:	:	:	
13	13	111	06F000h	06FFFFh	
		:	:	:	
12	12	96	060000h	060FFFh	
		:	:	:	
11	11	95	05F000h	05FFFFh	
		:	:	:	
10	10	80	050000h	050FFFh	
		:	:	:	
9	9	79	04F000h	04FFFFh	
		:	:	:	
8	8	64	040000h	040FFFh	
		:	:	:	
7	7	63	03F000h	03FFFFh	
		:	:	:	
6	6	48	030000h	030FFFh	
		:	:	:	
5	5	47	02F000h	02FFFFh	
		:	:	:	
4	4	32	020000h	020FFFh	
		:	:	:	
3	3	31	01F000h	01FFFFh	
		:	:	:	
2	2	16	010000h	010FFFh	
		:	:	:	
0	1	15	00F000h	00FFFFh	Individual Sector Lock/Unlock
		:	:	:	
		2	002000h	002FFFh	
	0	1	001000h	001FFFh	
		0	000000h	000FFFh	



## 8. DEVICE OPERATION

1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
2. When incorrect command is inputted to this device, it enters standby mode and remains in the standby mode until next CS# falling edge. In standby mode, SO pin of the device is High-Z.
3. When correct command is inputted to this device, it becomes active mode and remains in the active mode until next CS# rising edge.
4. Input data is latched on the rising edge of Serial Clock (SCLK) and data is shifted out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as *"Figure 1. Serial Modes Supported"*.
5. For the following instructions: RDID, RDSR, RDSCUR, READ, FAST\_READ, 2READ, DREAD, 4READ, RES, REMS, REMS2, REMS4 and RDSFDP, the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE32K, BE, CE, PP, 4PP, RDP, DP, WPSEL, SBLK, SBULK, GBLK, GBULK, ENSO, EXSO, and WRSCUR, the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
6. While a Write Status Register, Program or Erase operation is in progress, to the memory array is neglected and while not affect the current operation of WRSCUR, WPSEL Write Status Register, Program and Erase.

**Figure 1. Serial Modes Supported**



**Note:**


CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.

## 9. HOLD FEATURE

HOLD# pin signal goes low to hold any serial communications with the device. The HOLD feature will not stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD requires Chip Select (CS#) keeping low and starts on falling edge of HOLD# pin signal while Serial Clock (SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not start until Serial Clock signal being low). The HOLD condition ends on the rising edge of HOLD# pin signal while Serial Clock(SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not end until Serial Clock being low).

**Figure 2. Hold Condition Operation**



During the HOLD operation, the Serial Data Output (SO) is high impedance when Hold# pin goes low and will keep high impedance until Hold# pin goes high. The Serial Data Input (SI) is don't care if both Serial Clock (SCLK) and Hold# pin goes low and will keep the state until SCLK goes low and Hold# pin goes high. If Chip Select (CS#) drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and CS# must be at low. (**Note:** The HOLD feature is disabled during Quad I/O mode.)

**10. COMMAND DESCRIPTION**

**Table 5. Command Set**

**Read Commands**

I/O	1	1	1	2	2	4
Command (byte)	READ (normal read)	FAST READ (fast read data)	RDSFDP (Read SFDP)	2READ (2 x I/O read command)	DREAD (1I / 2O read command)	4READ (4 x I/O read command)
Clock rate (MHz)	50	80	80	80	80	70
1st byte	03 (hex)	0B (hex)	5A (hex)	BB (hex)	3B (hex)	EB (hex)
2nd byte	AD1	AD1	AD1	AD1	AD1	AD1
3rd byte	AD2	AD2	AD2	AD2	AD2	AD2
4th byte	AD3	AD3	AD3	AD3	AD3	AD3
5th byte		Dummy	Dummy	Dummy	Dummy	Dummy
Action	n bytes read out until CS# goes high	n bytes read out until CS# goes high	Read SFDP mode	n bytes read out by 2 x I/O until CS# goes high		n bytes read out by 4 x I/O until CS# goes high

**Program/Erase Commands**

Command (byte)	WREN (write enable)	WRDI (write disable)	RDSR (read status register)	WRSR (write status register)	SE (sector erase)	BE 32K (block erase 32KB)	BE (block erase 64KB)
1st byte	06 (hex)	04 (hex)	05 (hex)	01 (hex)	20 (hex)	52 (hex)	D8 (hex)
2nd byte				Values	AD1	AD1	AD1
3rd byte					AD2	AD2	AD2
4th byte					AD3	AD3	AD3
Action	sets the (WEL) write enable latch bit	resets the (WEL) write enable latch bit	to read out the values of the status register	to write new values of the status register	to erase the selected sector	to erase the selected 32KB block	to erase the selected block

Command (byte)	CE (chip erase)	PP (page program)	4PP (Quad page program)	DP (Deep power down)	RDP (Release from deep power down)
1st byte	60 or C7 (hex)	02 (hex)	38 (hex)	B9 (hex)	AB (hex)
2nd byte		AD1	AD1		
3rd byte		AD2	AD2		
4th byte		AD3	AD3		
Action	to erase whole chip	to program the selected page	quad input to program the selected page	enters deep power down mode	release from deep power down mode

**Security/ID/Mode Setting/Reset Commands**

Command (byte)	RDID (read identification)	RES (read electronic ID)	REMS (read electronic manufacturer & device ID)	REMS2 (read ID for 2x I/O mode)	REMS4 (read ID for 4x I/O mode)	ENSO (enter secured OTP)	EXSO (exit secured OTP)
1st byte	9F (hex)	AB (hex)	90 (hex)	EF (hex)	DF (hex)	B1 (hex)	C1 (hex)
2nd byte		x	x	X	x		
3rd byte		x	x	X	x		
4th byte		x	ADD	ADD	ADD		
Action	outputs JEDEC ID: 1-byte Manufacturer ID & 2-byte Device ID	to read out 1-byte Device ID	output the Manufacturer ID & Device ID	output the Manufacturer ID & Device ID	output the Manufacturer ID & Device ID	to enter the 4K-bit secured OTP mode	to exit the 4K-bit secured OTP mode

Command (byte)	RDSCUR (read security register)	WRSCUR (write security register)	SBLK (single block lock)	SBULK (single block unlock)	RDBLOCK (block protect read)	GBLK (gang block lock)	GBULK (gang block unlock)
1st byte	2B (hex)	2F (hex)	36 (hex)	39 (hex)	3C (hex)	7E (hex)	98 (hex)
2nd byte			AD1	AD1	AD1		
3rd byte			AD2	AD2	AD2		
4th byte			AD3	AD3	AD3		
Action	to read value of security register	to set the lock-down bit as "1" (once lock-down, cannot be update)	individual block (64K-byte) or sector (4K-byte) write protect	individual block (64K-byte) or sector (4K-byte) unprotect	read individual block or sector write protect status	whole chip write protect	whole chip unprotect

Command (byte)	WPSEL (Write Protect Selection)
1st byte	68 (hex)
2nd byte	
3rd byte	
4th byte	
Action	to enter and enable individual block protect mode

Note 1: ADD=00H will output the manufacturer ID first and ADD=01H will output device ID first.  
 Note 2: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.

### 10-1. Write Enable (WREN)

The Write Enable (WREN) instruction is to set Write Enable Latch (WEL) bit. For those instructions like PP, 4PP, SE, BE32K, BE, CE, WPSEL, WRSCUR, SBLK, SBULK, GBLK, GBULK and WRSR, which are intended to change the device content WEL bit should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low→sending WREN instruction code→ CS# goes high. (Please refer to "[Figure 19. Write Enable \(WREN\) Sequence \(Command 06\)](#)")

### 10-2. Write Disable (WRDI)

The Write Disable (WRDI) instruction is to reset Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low→sending WRDI instruction code→CS# goes high. (Please refer to "[Figure 20. Write Disable \(WRDI\) Sequence \(Command 04\)](#)")

The WEL bit will be reset while the following conditions occurred:

- Power-up
- Completion of Write Disable (WRDI) instruction
- Completion of Write Status Register (WRSR) instruction
- Completion of Page Program (PP) instruction
- Completion of Quad page program (4PP) instruction
- Completion of Sector Erase (SE) instruction
- Completion of Block Erase 32KB (BE32K) instruction
- Completion of Block Erase (BE) instruction
- Completion of Chip Erase (CE) instruction
- Completion of Write Protection Select (WPSEL) instruction
- Completion of Write Security Register (WRSCUR) instruction
- Completion of Single Block Lock/Unlock (SBLK/SBULK) instruction
- Completion of Gang Block Lock/Unlock (GBLK/GBULK) instruction

### 10-3. Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The Macronix Manufacturer ID and Device ID are listed as "[Table 8. ID Definitions](#)".

The sequence of issuing RDID instruction is: CS# goes low→ sending RDID instruction code→24-bits ID data out on SO→ to end RDID operation can drive CS# to high at any time during data out. (Please refer to "[Figure 21. Read Identification \(RDID\) Sequence \(Command 9F\)](#)")

While Program/Erase operation is in progress, it will not decode the RDID instruction, therefore there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

### 10-4. Read Status Register (RDSR)


The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/WPSEL/WRSCUR/write status register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.




The sequence of issuing RDSR instruction is: CS# goes low→ sending RDSR instruction code→ Status Register data out on SO. (Please refer to "Figure 22. Read Status Register (RDSR) Sequence (Command 05)")


For user to check if Program/Erase operation is finished or not, RDSR instruction flow are shown as follows:

**Figure 3. Program/Erase Flow with Read Array Data**



**Figure 4. Program/ Erase Flow without Read Array Data (read P\_FAIL/E\_FAIL flag)**



**Figure 5. WRSR Flow**

The definition of the status register bits is as below:

**WIP bit.** The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

**WEL bit.** The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable latch. When WEL bit sets to 1, which means the internal write enable latch is set, the device can accept program/erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the device will not accept program/erase/write status register instruction. The program/erase command will be ignored if it is applied to a protected memory area. To ensure both WIP bit & WEL bit are both set to 0 and available for next program/erase/operations, WIP bit needs to be confirm to be 0 before polling WEL bit. After WIP bit confirmed, WEL bit needs to be confirm to be 0.

**BP3, BP2, BP1, BP0 bits.** The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area (as defined in "[Table 2. Protected Area Sizes](#)") of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase 32KB (BE32K), Block Erase (BE) and Chip Erase (CE) instructions (only if Block Protect bits (BP3:BP0) set to 0, the CE instruction can be executed). The BP3, BP2, BP1, BP0 bits are "0" as default. Which is unprotected.

**QE bit.** The Quad Enable (QE) bit is a non-volatile bit with a factory default of "0". When QE is "0", Quad mode commands are ignored; pins WP#/SIO2 and HOLD#/SIO3 function as WP# and HOLD#, respectively. When QE is "1", Quad mode is enabled and Quad mode commands are supported along with Single and Dual mode commands. Pins WP#/SIO2 and HOLD#/SIO3 function as SIO2 and SIO3, respectively, and their alternate pin functions are disabled. Enabling Quad mode also disables the HPM and HOLD features

**SRWD bit.** The Status Register Write Disable (SRWD) bit, non-volatile bit, is operated together with Write Protection (WP#/SIO2) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and WP#/SIO2 pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP3, BP2, BP1, BP0) are read only. The SRWD bit defaults to be "0".

**Table 6. Status Register**

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SRWD (status register write protect)	QE (Quad Enable)	BP3 (level of protected block)	BP2 (level of protected block)	BP1 (level of protected block)	BP0 (level of protected block)	WEL (write enable latch)	WIP (write in progress bit)
1=status register write disabled 0=status register write enabled	1=Quad Enabled 0=not Quad Enabled	<i>(note 1)</i>	<i>(note 1)</i>	<i>(note 1)</i>	<i>(note 1)</i>	1=write enabled 0=not write enabled	1=write operation 0=not in write operation
Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit

Note 1: Please refer to the "[Table 2. Protected Area Sizes](#)".

### 10-5. Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in "Table 2. Protected Area Sizes"). The WRSR also can set or reset the Quad enable (QE) bit and set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#/SIO2) pin signal, but has no effect on bit1(WEL) and bit0 (WIP) of the status register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: CS# goes low→ sending WRSR instruction code→ Status Register data on SI→CS# goes high. (Please refer to "Figure 23. Write Status Register (WRSR) Sequence (Command 01)")

The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

**Table 7. Protection Modes**

Mode	Status register condition	WP# and SRWD bit status	Memory
Software protection mode (SPM)	Status register can be written in (WEL bit is set to "1") and the SRWD, BP0-BP3 bits can be changed	WP#=1 and SRWD bit=0, or WP#=0 and SRWD bit=0, or WP#=1 and SRWD=1	The protected area cannot be program or erase.
Hardware protection mode (HPM)	The SRWD, BP0-BP3 of status register bits cannot be changed	WP#=0, SRWD bit=1	The protected area cannot be program or erase.

**Note:**

1. As defined by the values in the Block Protect (BP3, BP2, BP1, BP0) bits of the Status Register, as shown in "Table 2. Protected Area Sizes").

As the above table showing, the summary of the Software Protected Mode (SPM) and Hardware Protected Mode (HPM).

Software Protected Mode (SPM):

- When SRWD bit=0, no matter WP#/SIO2 is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM).
- When SRWD bit=1 and WP#/SIO2 is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM)

**Note:**

If SRWD bit=1 but WP#/SIO2 is low, it is impossible to write the Status Register even if the WEL bit has previously been set. It is rejected to write the Status Register and not be executed.



Hardware Protected Mode (HPM):

- When SRWD bit=1, and then WP#/SIO2 is low (or WP#/SIO2 is low before SRWD bit=1), it enters the hardware protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2, BP1, BP0 and hardware protected mode by the WP#/SIO2 to against data modification.

**Note:**

To exit the hardware protected mode requires WP#/SIO2 driving high once the hardware protected mode is entered. If the WP#/SIO2 pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP3, BP2, BP1, BP0.

If the system enter Quad I/O QE=1, the feature of HPM will be disabled.

### 10-6. Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low→sending READ instruction code→ 3-byte address on SI→ data out on SO→to end READ operation can use CS# to high at any time during data out. (Please refer to "[Figure 24. Read Data Bytes \(READ\) Sequence \(Command 03\) \(50MHz\)](#)")

### 10-7. Read Data Bytes at Higher Speed (FAST\_READ)

The FAST\_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST\_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST\_READ instruction is: CS# goes low→ sending FAST\_READ instruction code→ 3-byte address on SI→1-dummy byte (default) address on SI→ data out on SO→ to end FAST\_READ operation can use CS# to high at any time during data out. (Please refer to "[Figure 25. Read at Higher Speed \(FAST\\_READ\) Sequence \(Command 0B\)](#)")

While Program/Erase/Write Status Register cycle is in progress, FAST\_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

### 10-8. Dual Read Mode (DREAD)

The DREAD instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the following data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing DREAD instruction is: CS# goes low → sending DREAD instruction → 3-byte address on SI → 8-bit dummy cycle → data out interleave on SO1 & SO0 → to end DREAD operation can use CS# to high at any time during data out. (Please refer to ["Figure 26. Dual Read Mode Sequence \(Command 3B\)"](#))

While Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

#### 10-9. 2 x I/O Read Mode (2READ)

The 2READ instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing 2READ instruction is: CS# goes low → sending 2READ instruction → 24-bit address interleave on SIO1 & SIO0 → 4 dummy cycles on SIO1 & SIO0 → data out interleave on SIO1 & SIO0 → to end 2READ operation can use CS# to high at any time during data out (Please refer to ["Figure 27. 2 x I/O Read Mode Sequence \(Command BB\)"](#) for 2 x I/O Read Mode Timing Waveform).

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

#### 10-10. 4 x I/O Read Mode (4READ)

The 4READ instruction enable quad throughput of Serial Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4READ instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing 4READ instruction is: CS# goes low → sending 4READ instruction → 24-bit address interleave on SIO3, SIO2, SIO1 & SIO0 → 2+4 dummy cycles → data out interleave on SIO3, SIO2, SIO1 & SIO0 → to end 4READ operation can use CS# to high at any time during data out. (Please refer to ["Figure 28. 4 x I/O Read Mode Sequence \(Command EB\)"](#))

While Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

## 10-11. Performance Enhance Mode

The device could waive the command cycle bits if the two cycle bits after address cycle toggles. (Please note "[Figure 29. 2 x I/O Read Enhance Performance Mode Sequence \(Command BB\)](#)" and "[Figure 30. 4 x I/O Read Enhance Performance Mode Sequence \(Command EB\)](#)")

After entering enhance mode, following CS# go high, the device will stay in the read mode and treat CS# go low of the first clock as address instead of command cycle.

Another sequence of issuing 2READ (or 4READ) instruction especially useful in random access is: CS# goes low→sending 2READ (or 4READ) instruction→3-bytes address interleave on SIO1, SIO0 (SIO3, SIO2, SIO1 & SIO0)→Performance enhance toggling bit P[3:0] ( P[7:0] )→ 2 (or 4) dummy cycles →data out still CS# goes high → CS# goes low (reduce 2READ or 4READ instruction) →24-bit random access address (Please refer to "[Figure 29. 2 x I/O Read Enhance Performance Mode Sequence \(Command BB\)](#)" and "[Figure 30. 4 x I/O Read Enhance Performance Mode Sequence \(Command EB\)](#)").

In the 2xI/O performance-enhancing mode, P[3:2] must be toggling with P[1:0]; likewise P[3:0]=3h, 6h, 9h or Ch can make this mode continue and reduce the next 2READ instruction. Once P[3:2] is no longer toggling with P[1:0]; likewise P[3:0]=0h, 5h, Ah or Fh and afterwards CS# is raised and then lowered, the system then will escape from performance enhance mode and return to normal operation.

In the 4xI/O performance-enhancing mode, P[7:4] must be toggling with P[3:0] ; likewise P[7:0]=A5h, 5Ah, F0h or 0Fh can make this mode continue and reduce the next 4READ instruction. Once P[7:4] is no longer toggling with P[3:0]; likewise P[7:0]=FFh,00h,AAh or 55h and afterwards CS# is raised and then lowered, the system then will escape from performance enhance mode and return to normal operation.

## 10-12. Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (see "[Table 4. Memory Organization](#)") is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of the address been latched-in); otherwise, the instruction will be rejected and not executed.

Address bits [Am-A12] (Am is the most significant address) select the sector address.

The sequence of issuing SE instruction is: CS# goes low→ sending SE instruction code→ 3-byte address on SI→ CS# goes high. (Please refer to "[Figure 33. Sector Erase \(SE\) Sequence \(Command 20\)](#)")

The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Sector Erase cycle is in progress. The WIP sets during the tSE timing, and clears when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the sector is protected by BP3 ~ 0 (WPSEL=0) or by individual lock (WPSEL=1), the Sector Erase (SE) instruction will not be executed on the sector.