## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

Complete, Dual, 12-Bit Multiplying DACs

General Description
The MX7837/MX7847 are dual, 12-bit, multiplying, volt-age-output digital-to-analog converters (DACs). Each DAC has an output amplifier and a feedback resistor. The output amplifier is capable of developing $\pm 10 \mathrm{~V}$ across a $2 \mathrm{k} \Omega$ load. The amplifier feedback resistor is internally connected to $\mathrm{V}_{\text {OUT }}$ on the MX7847. No external trims are required to achieve full 12-bit performance over the entire operating temperature range.
The MX7847 has a 12-bit parallel data input, whereas the MX7837 operates with a double-buffered 8-bit-bus interface that loads data in two write operations. All logic signals are level triggered and are TTL and CMOS compatible. Fast timing specifications make these DACs compatible with most microprocessors.

## Applications

Small Component-Count Analog Systems
Digital Offset/Gain Adjustments
Industrial Process Control
Function Generators
Automatic Test Equipment
Automatic Calibration
Machine and Motion Control Systems
Waveform Reconstruction
Synchro Applications
Pin Configurations


Features

- Two 12-Bit Multiplying DACs with Buffered Voltage Output
- Specified with $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ Supplies
- No External Adjustments Required
- Fast Timing Specifications
- 24-Pin DIP and SO Packages
- 12-Bit Parallel Interface (MX7847) 8-Bit + 4-Bit Interface (MX7837)

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE | ERROR <br> (LSB) |
| :--- | :--- | :--- | :---: |
| MX7837JN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP | $\pm 1$ |
| MX7837KN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP | $\pm 1 / 2$ |
| MX7837JR | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO | $\pm 1$ |
| MX7837KR | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO | $\pm 1 / 2$ |
| MX7837C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ | $\pm 1$ |

## Ordering Information continued on last page.

* Contact factory for availability and processing to MIL-STD-883.

Typical Operating Circuits


## Complete, Dual, 12-Bit Multiplying DACs

## ABSOLUTE MAXIMUM RATINGS

$V_{D D}$ to DGND, AGNDA, AGNDB $\qquad$ -0.3 V to +17 V
$\mathrm{V}_{\mathrm{SS}}$ to DGND, AGNDA, AGNDB (Note 1) .............. +0.3 V to -17 V
$\mathrm{V}_{\text {REFA }}, \mathrm{V}_{\text {REFB }}$ to AGNDA, AGNDB .. $\left(\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}\right)$ to $\left(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right)$
AGNDA, AGNDB to DGND......................... 0.3 V to ( $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ )
$\mathrm{V}_{\text {OUTA }}, \mathrm{V}_{\text {OUTB }}$ to AGNDA, AGNDB ..... $\left(\mathrm{V}_{\text {SS }}-0.3 \mathrm{~V}\right)$ to $\left(\mathrm{V}_{\text {DD }}+0.3 \mathrm{~V}\right)$
$\mathrm{R}_{\mathrm{FBA}}, \mathrm{R}_{\mathrm{FBB}}$ to AGNDA, AGNDB ....... $\left(\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}\right)$ to $\left(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right)$
Digital Inputs to DGND ...............................-0.3V to (VD +0.3 V )
Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
Narrow Plastic DIP (derate $13.33 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).... 1067 mW
SO (derate $11.76 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )........................ 941 mW
Narrow CERDIP (derate $12.50 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) . 1000 mW
Note 1: If $\mathrm{V}_{S S}$ is open-circuited with $V_{D D}$ and either $A G N D$ applied, the $V_{S S}$ pin will float positive exceeding the Absolute Maximum Ratings. If this possibility exists, a Schottky diode connected between VSS and GND ensures the maximum ratings will be observed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=11.4 \mathrm{~V}\right.$ to $16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-11.4 \mathrm{~V}$ to $-16.5 \mathrm{~V}, \mathrm{AGNDA}=\mathrm{AGNDB}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REFA}}=\mathrm{V}_{\mathrm{REFB}}=+10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, $\mathrm{V}_{\text {OUT }}$ connected to $\mathrm{R}_{\text {FB }}$ (MX7837), $\mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE (Note 3) |  |  |  |  |  |  |  |  |
| Resolution | N |  |  |  | 12 |  |  | Bits |
| Relative Accuracy | INL | MX78_7J/A/S |  |  |  |  | $\pm 1$ | LSB |
|  |  | MX78_7K/B/T |  |  |  | $\pm 1 / 2$ |  |  |
| Differential Nonlinearity | DNL | Guaranteed monotonic |  |  |  |  | $\pm 1$ | LSB |
| Zero-Code Offset Error |  | Loaded with all 0s, tempco = $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ typ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  | $\pm 2$ | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {max }}$ | MX78_7J/A |  |  | $\pm 4$ |  |
|  |  |  |  | MX78_7K/B |  |  | $\pm 3$ |  |
|  |  |  |  | MX78_7S/T |  |  | $\pm 5$ |  |
| Gain Error |  | Loaded with all 1s, tempco $= \pm 2 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ typ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | MX78_7J/A/S |  |  | $\pm 5$ | LSB |
|  |  |  |  | MX78_7K/B/T |  |  | $\pm 2$ |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | MX78_7J/A/S |  |  | $\pm 7$ |  |
|  |  |  |  | MX78_7K/B/T |  |  | $\pm 4$ |  |
| REFERENCE INPUTS |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ Input Resistance |  |  |  |  | 8 | 10 | 13 | $\mathrm{k} \Omega$ |
| $V_{\text {REFA, }}$ V REFB Resistance Matching |  |  |  |  |  | $\pm 0.5$ | $\pm 3$ | \% |
| DIGITAL INPUTS |  |  |  |  |  |  |  |  |
| Input High Voltage | VINH |  |  |  | 2.4 |  |  | V |
| Input Low Voltage | VINL |  |  |  |  |  | 0.8 |  |
| Input Current |  | Digital inputs at 0V and $\mathrm{V}_{\mathrm{DD}}$ |  |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance (Note 4) |  |  |  |  |  |  | 8 | pF |
| ANALOG OUTPUTS |  |  |  |  |  |  |  |  |
| DC Output Impedance |  |  |  |  |  | 0.2 |  | $\Omega$ |
| Short-Circuit Current |  | Vout connected | o AGND |  |  | 15 |  | mA |

## Complete, Dual, 12-Bit Multiplying DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=11.4 \mathrm{~V}\right.$ to $16.5 \mathrm{~V}, \mathrm{~V}_{S S}=-11.4 \mathrm{~V}$ to $-16.5 \mathrm{~V}, \mathrm{AGNDA}=\mathrm{AGNDB}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REFA}}=\mathrm{V}_{\mathrm{REFB}}=+10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, $\mathrm{V}_{\text {OUT }}$ connected to $\mathrm{R}_{\text {FB }}$ (MX7837), $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| VDD Range | $V_{\text {DD }}$ |  | 11.4 |  | 16.5 | V |
| Vss Range | VSS |  | -11.4 |  | -16.5 | V |
| Positive Supply Current | IDD | Output unloaded |  | 5 | 10 | mA |
| Negative Supply Current | ISS | Output unloaded |  | 4 | 6 | mA |
| Power-Supply Rejection | $\Delta \mathrm{Gai} / \Delta \mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V} \pm 5 \%$, $\mathrm{V}_{\text {REF }}=-10 \mathrm{~V}$ |  |  | $\pm 0.01$ | \% per \% |
|  | $\Delta \mathrm{Gai} / \Delta \mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}=-15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {REF }}=10 \mathrm{~V}$ |  |  | $\pm 0.01$ |  |
|  | $\Delta$ Gain/ $\Delta V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {REF }}=-8.9 \mathrm{~V}$ |  |  | $\pm 0.01$ |  |
|  | $\Delta$ Gain/ $\Delta \mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{S S}=-12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {REF }}=8.9 \mathrm{~V}$ |  |  | $\pm 0.01$ |  |
| AC CHARACTERISTICS |  |  |  |  |  |  |
| Voltage-Output Settling Time | $t_{s}$ | Settling time to within $\pm 1 / 2$ LSB of final DAC value; DAC latch alternately loaded will all 0 s and all 1 s |  | 4 |  | $\mu \mathrm{s}$ |
| Slew Rate |  |  |  | 7 |  | V/ $/ \mathrm{s}$ |
| Digital-to Analog Glitch Impulse | Q | DAC latch alternately loaded with $01 . . .11$ and 10... 00 |  | 60 |  | nV -s |
| Channel-to-Channel Isolation (VREFA to Voutb, $V_{\text {REFB }}$ to VOUTA) |  | $V_{\text {REF }}=20 \mathrm{p}-\mathrm{p}, 10 \mathrm{kHz}$ sine wave, Alternate DAC Latch Loaded with all Os |  | -95 |  | dB |
| Multiplying Feedthrough Error |  | $\mathrm{V}_{\text {REF }}=20 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}, 10 \mathrm{kHz}$ sine wave, latches loaded with āll 0 s |  | -90 |  | dB |
| Unity-Gain Small-Signal Bandwidth |  | $\mathrm{V}_{\text {REF }}=100 \mathrm{~m} \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ sine wave, DAC latch loaded with all 1s |  | 1 |  | MHz |
| Full-Power Bandwidth |  | $\mathrm{V}_{\text {REF }}=20 \mathrm{~V}_{\mathrm{p} \text {-p }}$ sine wave, DAC latch loaded with all 1s |  | 125 |  | kHz |
| Total Harmonic Distortion | THD | $\mathrm{V}_{\text {REF }}=6 \mathrm{~V}_{\text {RMS }}$, 1 kHz , DAC latch loaded with all 1 s |  | -88 |  | dB |
| Digital Crosstalk |  | Code transition from all 0s to all 1s; see Typical Operating Characteristics graphs |  | 10 |  | nV -s |
| Output Noise Voltage at $+25^{\circ} \mathrm{C}(0.1 \mathrm{~Hz}$ to 10 Hz$)$ |  | Amplifier noise and Johnson noise of RFB |  | 2 |  | $\mu \mathrm{V}$ RMS |

Note 2: The analog outputs can swing to within 2.5 V of the supply rails. Hence, for good linearity towards full-scale, |VkEFA| and |VREFB| must be at least 2.5 V lower than $\mathrm{V}_{D D}$ and $\left|\mathrm{V}_{S S}\right|$. Tests done with supply voltages below $\pm 12.5 \mathrm{~V}$ are done with $\mathrm{V}_{R E F A}=\mathrm{V}_{\text {REFB }}= \pm 8.9 \mathrm{~V}$.
Note 3: Static performance tested at $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V}$. Performance over supplies guaranteed by PSRR test.
Note 4: Guaranteed by design.

## Complete, Dual, 12-Bit Multiplying DACs

## TIMING CHARACTERISTICS

$\left(V_{D D}=11.4 \mathrm{~V}\right.$ to $16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-11.4 \mathrm{~V}$ to $-16.5 \mathrm{~V}, \mathrm{AGNDA}=\mathrm{AGNDB}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. $)$ (Note 5)

| PARAMETER | SYMBOL | CONDITIONS | $\begin{gathered} \hline \text { MX78_7J/K/A/B } \\ \text { MIN } \text { MAX } \end{gathered}$ | $\begin{aligned} & \text { MX78_7S/T } \\ & \text { MIN } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CS }}$ to WR Setup Time | $\mathrm{t}_{1}$ |  | 0 | 0 | ns |
| $\overline{\mathrm{CS}}$ to WR Hold Time | t2 |  | 0 | 0 | ns |
| WR Pulse Width | $\mathrm{t}_{3}$ |  | 80 | 80 | ns |
| Data to WR Setup Time | t4 |  | 80 | 80 | ns |
| Data to WR Hold Time | t5 |  | 10 | 10 | ns |
| Address to WR Setup Time | $\mathrm{t}_{6}$ | MX7837 only | 15 | 15 | ns |
| Address to WR Hold Time | $\mathrm{t}_{7}$ | MX7837 only | 15 | 15 | ns |
| LDAC Pulse Width | $\mathrm{t}_{8}$ | MX7837 only | 80 | 80 | ns |

Note 5: All input signals are specified with $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}} \leq 5 \mathrm{~ns}$. Logic swing is 0 V to 5 V .

## Typical Operating Characteristics

$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\right.$, unless otherwise noted)


## Complete, Dual, 12-Bit Multiplying DACs

Typical Operating Characteristics (continued)
$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\right.$, unless otherwise noted.

$\mathrm{A}=\mathrm{V}_{\text {OUTA }}, 50 \mathrm{mV} / \mathrm{div}$ TIMEBASE $=2 \mu \mathrm{~s} / \mathrm{div}$
$V_{\text {REFA }}= \pm 100 \mathrm{mV}$ SQUARE WAVE

LARGE-SIGNAL PULSE RESPONSE

$\mathrm{A}=\mathrm{V}_{\text {OUTA }}, 5 \mathrm{~V} / \mathrm{div}$
TIMEBASE $=2 \mu \mathrm{~s} / \mathrm{div}$
$\mathrm{V}_{\text {REFA }}= \pm 10 \mathrm{~V}$ SQUARE WAVE

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MX7837 | MX7847 |  |  |
| 1 | - | CS | Chip Select - active-low logic input |
| - | 1 | CSA | Chip-Select Input for DAC A - active-low logic input |
| 2 | - | RFBA | Amplifier Feedback Resistor for DAC A |
| - | 2 | CSB | Chip-Select Input for DAC B - active-low logic input |
| 3 | 3 | $V_{\text {REFA }}$ | Reference Input Voltage for DAC A |
| 4 | 4 | VOUTA | Analog Output Voltage from DAC A |
| 5 | 5 | AGNDA | Analog Ground for DAC A |
| 6 | 6 | VDD | Positive Power Supply |
| 7 | 7 | VSS | Negative Power Supply |
| 8 | 8 | AGNDB | Analog Ground for DAC B |
| 9 | 9 | V ${ }^{\text {OUTB }}$ | Analog Output Voltage from DAC B |
| 10 | 10 | $V_{\text {REFB }}$ | Reference Input Voltage for DAC B |
| 11 | 11 | DGND | Digital Ground |
| 12 | - | RFBB | Amplifier Feedback Resistor for DAC B |
| - | 12 | DB11 | Data Bit 11 (MSB) |
| 13 | 13 | WR | Write Input - active-low logic input (MX7837); positive-edge-triggered input used with CSA and CSB (MX7847) |
| 14 | - | LDAC | Asynchronous Load - DAC input, active-low |
| - | 14-24 | DB10-DB0 | Data Bit 10 to Data Bit 0 (LSB) |
| 15 | - | A1 | Address Input - most significant address input for input latches |
| 16 | - | A0 | Address Input - least significant address input for input latches |
| 17-20 | - | DB7-DB4 | Data Bit 7 to Data Bit 4 |
| 21-24 | - | $\begin{gathered} \hline \text { DB3/DB11- } \\ \text { DB0/DB8 } \end{gathered}$ | Data Bit 3 to Data Bit 0 (LSB), or Data Bit 11 (MSB) to Data Bit 8 |

## Complete, Dual, 12-Bit Multiplying DACs



Figure 1. D/A Simplified Circuit Diagram

## Detailed Description

D/A Section
Figure 1 shows a simplified circuit diagram for one of the DACs and the output amplifier. Using a segmented scheme, the two MSBs of the 12 -bit data word are decoded to drive the three switches (A to C). The remaining 10 bits drive the switches ( S 0 to S 9 ) in a standard R-2R ladder.
Each switch (A to $C$ ) directs $1 / 4$ of the total reference current, and the remaining current passes through the R-2R section.
The output amplifier and feedback resistor convert current to voltage as follows: $\mathrm{V}_{\mathrm{OUT}_{-}}=(-\mathrm{D})\left(\mathrm{V}_{\mathrm{REF}}\right)$, where D is the fractional representation of the digital word. (D can be set from 0 to 4095/4096.)
The output amplifier is capable of developing $\pm 10 \mathrm{~V}$ across a $2 \mathrm{k} \Omega$ load. It is internally compensated and settles to $0.01 \%$ FSR ( $1 / 2 \mathrm{LSB}$ ) in less than $4 \mu \mathrm{~s}$. V VUT on the MX7837 is not internally connected to $R_{\text {FB }}$.


Figure 2. MX7847 Input Control Logic

## Interface Logic Information

(MX7847)
Figure 2 shows the MX7847 input control logic. The device contains two independent DACs, each with its own CS input and a common WR input. CSA and WR control data loading to the DAC A latch, and $\overline{C S B}$ and WR control data loading to the DAC B latch. The latches are edge triggered so that input data is latched to the respective latch on WR's rising edge. The same data will be latched to both DACs if CSA and CSB are low and $\overline{W R}$ is taken high. Table 1 shows the device control-logic truth table, and Figure 3 shows the writecycle timing diagram.

Table 1. MX7847 Truth Table

| $\overline{\text { CSA }}$ | $\overline{\text { CSB }}$ | $\overline{\text { WR }}$ | Function |
| :---: | :---: | :---: | :--- |
| $X$ | $X$ | 1 | No Data Transfer |
| 1 | 1 | $X$ | No Data Transfer |
| 0 | 1 | $\AA$ | Data Latched to DAC A |
| 1 | 0 | $\AA$ | Data Latched to DAC B |
| 0 | 0 | $\AA$ | Data Latched to Both DACs |
| $\varsigma$ | 1 | 0 | Data Latched to DAC A |
| 1 | $\varsigma$ | 0 | Data Latched to DAC B |
| $\varsigma$ | $\uparrow$ | 0 | Data Latched to Both DACs |

$X=$ Don't Care $\quad \Lambda=$ Rising Edge Triggered
Interface Logic Information
(MX7837)
The MX7837 input loading structure is configured for interfacing with 8-bit-wide data-bus microprocessors. Each DAC has two 12-bit latches: an input latch, and a DAC latch. Each input latch is subdivided into a leastsignificant 8-bit latch and a most-significant 4-bit latch. The data held in the DAC latches determines the outputs. Figure 4 shows the MX7837 input control logic, and Figure 5 shows the write-cycle timing diagram.


Figure 3. MX7847 Write-Cycle Timing Diagram

## Complete, Dual, 12-Bit Multiplying DACs



Figure 4. MX7837 Input Control Logic
$\overline{C S}, \overline{W R}, A 0$, and $A 1$ control data loading to the input latches. The eight data inputs accept right-justified data, which can be loaded to the input latches in any sequence. If LDAC is held high, loading data to the input latches will not change the analog output. A0 and A1 determine which input latch will receive the data when CS and WR are low. Table 2 shows the control logic truth table.
Table 2. MX7837 Truth Table

| $\overline{\mathbf{C S}}$ | $\overline{\text { WR }}$ | A1 | A0 | $\overline{\text { LDAC }}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | X | X | X | 1 | No Data Transfer |
| X | 1 | X | X | 1 | No Data Transfer |
| 0 | 0 | 0 | 0 | 1 | DAC A LS Input Latch Transparent |
| 0 | 0 | 0 | 1 | 1 | DAC A MS Input Latch Transparent |
| 0 | 0 | 1 | 0 | 1 | DAC B LS Input Latch Transparent |
| 0 | 0 | 1 | 1 | 1 | DAC B MS Input Latch Transparent |
| 1 | 1 | X | X | 0 | Updated Simultaneously from <br> the Respective Input Latches |

## $X=$ Don't Care

The LDAC input controls 12-bit data transfer from the input latches to the DAC latches. When LDAC is taken low, both DAC latches (thus, both analog outputs) are updated simultaneously. When LDAC is low, the DAC latches are transparent; DAC data is latched on the rising edge of LDAC. The $\overline{\text { LDAC input is asynchronous }}$


Figure 5. MX7837 Write-Cycle Timing Diagram
and independent of $\overline{W R}$. This is useful in many applications, especially in updating multiple MX7837s simultaneously. However, be careful when exercising LDAC during a write cycle; if an LDAC operation overlaps a CS and WR operation, invalid data may be latched to the output. To avoid this, LDAC must remain low after $\overline{C S}$ or $\overline{W R}$ have returned high for a period equal to or greater than $t_{8}$, the minimum LDAC pulse width.

## Unipolar Binary Operation

Figure 6 shows DAC A (MX7837/MX7847) connected for unipolar binary operation. Similar connections apply for DAC B. When $\mathrm{V}_{\mathrm{IN}}$ is an AC signal, the circuit performs 2-quadrant multiplication. Table 3 shows the code table for this circuit. On the MX7847, the R $\mathrm{R}_{\mathrm{FB}}$ feedback resistor is internally connected to $\mathrm{V}_{\text {OUT }}$.
Table 3. Unipolar Code Table

| DAC Latch Contents <br> MSB <br> LSB | Analog Output, Vout |
| :---: | :--- |
| 111111111111 | $-\mathrm{V}_{\mathrm{IN}} \times\left(\frac{4095}{4096}\right)$ |
| 100000000000 | $-\mathrm{V}_{\mathrm{IN}} \times\left(\frac{2048}{4096}\right)=-\frac{1}{2} \mathrm{~V}_{\mathrm{IN}}$ |
| 000000000001 | $-\mathrm{V}_{\mathrm{IN}} \times\left(\frac{1}{4096}\right)$ |
| 000000000000 | 0 V |

Note: $1 \mathrm{LSB}=\left(\frac{\mathrm{V}_{\mathrm{IN}}}{4096}\right)$

# Complete, Dual, 12-Bit Multiplying DACs 

## Bipolar Operation (4-Quadrant Multiplication)

Figure 7 shows the MX7837/MX7847 connected for binary operation. The offset-binary coding is shown in Table 4. When $\mathrm{V}_{\mathbb{I N}}$ is an AC signal, the circuit performs 4-quadrant multiplication. R1, R2, and R3 resistors should be $0.01 \%$ ratio matched to maintain gain-error specifications. On the MX7847, the $R_{F B}$ feedback resistor is internally connected to $\mathrm{V}_{\text {OUT }}$.
Table 4. Bipolar Code Table

| DAC Latch Contents <br> MSB <br> LSB | Analog Output, VOUT |
| :---: | :---: |
| 111111111111 | $+\mathrm{V}_{\text {IN }} \times\left(\frac{2047}{2048}\right)$ |
| 100000000001 | $+\mathrm{V}_{\text {IN }} \times\left(\frac{1}{2048}\right)$ |
| 100000000000 | 0 V |
| 011111111111 | $-\mathrm{V}_{\text {IN }} \times\left(\frac{1}{2048}\right)$ |
| 000000000000 | $-\mathrm{V}_{\mathrm{IN}} \times\left(\frac{2048}{2048}\right)=-\mathrm{V}_{\text {IN }}$ |

Note : $1 \mathrm{LSB}=\left(\frac{\mathrm{V}_{\mathrm{IN}}}{2048}\right)$


Figure 6. Unipolar Binary Operation

## Applications Information

Ground Management
The use of an uninterrupted ground plane is strongly recommended. AC or transient voltages between analog and digital grounds (between AGNDA/AGNDB and DGND) can inject noise into the analog circuitry. Connect the MX7837/MX7847 AGNDs and DGND directly to the ground plane or to a star ground to ensure that they are at the same potential. In complex systems with separate analog and digital ground planes, connect two diodes (1N914 or equivalent) in inverse parallel between the AGND and DGND pins.

Power-Supply Decoupling
To minimize noise, decouple the $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{S S}$ lines to DGND using a $10 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. Minimize capacitor lead lengths for best noise rejection.

## Operation with Reduced <br> Power-Supply Voltages

The MX7837/MX7847 are specified for operation with $V_{D D} / V_{S S}= \pm 11.4 \mathrm{~V}$ to $\pm 16.5 \mathrm{~V}$. However, the output amplifier requires 2.5 V of headroom, so the reference input should not come within 2.5 V of $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ in order to maintain accuracy at full scale.


Figure 7. Bipolar Offset Binary Operation

## Complete, Dual, 12-Bit Multiplying DACs

Pin Configurations (continued)


Typical Operating Circuits (continued)


| Ordering Information (continued) |  |  |  |
| :--- | :--- | :--- | :---: |
| PART | TEMP. RANGE | PIN-PACKAGE | ERROR <br> (LSB) |
| MX7837AN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP | $\pm 1$ |
| MX7837BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP | $\pm 1 / 2$ |
| MX7837AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Wide SO | $\pm 1$ |
| MX7837BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Wide SO | $\pm 1 / 2$ |
| MX7837AQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Narrow CERDIP | $\pm 1$ |
| MX7837BQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Narrow CERDIP | $\pm 1 / 2$ |
| MX7837SQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 Narrow CERDIP | $\pm 1$ |
| MX7837TQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 Narrow CERDIP | $\pm 1 / 2$ |
| MX7847JN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP | $\pm 1$ |
| MX7847KN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP | $\pm 1 / 2$ |
| MX7847JR | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO | $\pm 1$ |
| MX7847KR | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO | $\pm 1 / 2$ |
| MX7847C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice | $\pm 1$ |
| MX7847AN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP | $\pm 1$ |
| MX7847BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP | $\pm 1 / 2$ |
| MX7847AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Wide SO | $\pm 1$ |
| MX7847BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Wide SO | $\pm 1 / 2$ |
| MX7847AQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Narrow CERDIP | $\pm 1$ |
| MX7847BQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Narrow CERDIP | $\pm 1 / 2$ |
| MX7847SQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 Narrow CERDIP | $\pm 1$ |
| MX7847TQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 Narrow CERDIP | $\pm 1 / 2$ |

## Complete, Dual, 12-Bit Multiplying DACs



TRANSISTOR COUNT: 1240;
TRANSISTOR COUNT: 1240; SUBSTRATE CONNECTED TO VDD.

## Complete, Dual, 12-Bit Multiplying DACs

Package Information



## Complete，Dual，12－Bit Multiplying DACs



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product．No circuit patent licenses are implied．Maxim reserves the right to change the circuitry and specifications without notice at any time．
$\qquad$

